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SIMULATION EN TEMPS-RÉEL D’UN CONVERTISSEUR MULTINIVEAUX DE
TYPE MULTICELLULAIRE UTILISANT UNE SIMULATION MULTI-TAUX.
Luc-André GRÉGOIRE
SUMMARY
Cette thèse présente la simulation temps-réel des convertisseur modulaire multiniveaux (MMC)
utilisant un réseau de portes programmables in situ (Field Programmable Gates Array ou
FPGA). La réalisation d’un tel projet représent de nombreux déﬁs en raison du nombre élevé
de composants d’électronique de puissance du convertisseur. Le choix de la plateforme de si-
mulation est justiﬁé par cette problématique particulière. En utilisant un FPGA, un très grand
nombre d’entrées et de sorties peuvent être facilement utilisées. En simulant le convertisseur
sur FPGA, la latence entre les entrées/sorties et le modèle simulé est réduite. De plus, les
FPGA permettent de grandement réduire le pas de simulation, ce qui assure un haut niveau de
précision sur la détection des signaux de gâchette du convertisseur. Le FPGA est seulement
utilisé pour la simulation du convertisseur, alors que le reste du modèle, comme le réseau CA
et CC, est simulé sur microprocesseur (CPU). Ceci permet l’utilisation de logiciel spécialisé
avec de grandes librairies de composants. En utilisant deux plateformes de simulation, CPU
et FPGA, ce qui requière un modèle découplé électriquement, mais aussi simulé en utilisant
différents pas de calcul.
Cette thèse débute par la présentation de la problématique. Le pas de calcul minimum pour la
simulation est ensuite démontré. Aﬁn d’atteindre un pas de calcul aussi faible, une méthode
de découplage et sa validation sont proposées. Cette méthode est ensuite généralisée pour
être appliquée à la simulation multitaux. En utilisant ces outils développés, une implémenta-
tion détaillée du convertisseur est proposée en utilisant les simulateurs temps-réel d’OPAL-RT
technologies. Finalement, la validation du modèle est présentée.
Mots clés: Simulation Temp-Réel, Discrétisation Multi-taux, Multi-niveau, FPGA, Stabilité
numérique

MULTI-RATE REAL-TIME SIMULATION OF MODULAR MULTILEVEL
CONVERTER USING CPU AND FPGA.
Luc-André GRÉGOIRE
ABSTRACT
This thesis presents the real-time simulation of a modular multilevel converter (MMC) using
Field Programmable Gates Array (FPGA). Undertaking such a project raises challenges due
to the very high number of components in MMC. The choice of the hardware used is justiﬁed
by this particular problematic. Using FPGA, a very large number of inputs and outputs can be
easily managed. By simulating the converter on FPGA reduces latency and the delays between
the IOs and the MMC. It also allows using very small time-step ensuring accuracy for pulses
detection. Only the converter is simulated on FPGA and the remaining component of the
simulation, such as the AC system and its distribution network are simulated on CPU. Doing
so gives the user access to large library of component from commercial software. Using two
distinct platforms, CPU and FPGA, then requires the model not only to be decoupled, but also
to use different sampling time.
This thesis debuts by a presentation of the problematic. Then, the required sampling time for
accurate simulation of MMC is demonstrated. In order to achieve such a small time-step, a
decoupling method and its validation is proposed. The method is then generalized and applied
to multi-rate simulation. Using those methods, a details implementation of the converter, us-
ing OPAL-RT technologies real-time simulator, is given. Finally, numerical and experimental
validation of this model are presented.
Keywords: Real-time simulation, Multi-rate simulation, Discrete solver, decoupling, FPGA,
Multilevel, Modular multilevel converter
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INTRODUCTION
In recent years, the number of industrial projects dedicated to energy transportation has greatly
increased. Although some of these were intended for completely new facilities, most of them
were intended to mesh existing networks. In the past, AC networks have been preferred over
DC networks for practical and economical reasons. For instance in AC, voltage rating can
easily be changed through power transformers with high efﬁciency. Such level of efﬁciently
can nowadays be achieved using multilevel converter. A good example of multilevel converter
applied to power system is the modular multilevel converter(MMC) topologies that was intro-
duced by (Lesnicar and Marquardt, 2003b). MMC allows to connect two AC networks through
a high voltage direct current (HVDC) link; which offers more ﬂexibility. MMC works as volt-
age source converter, its voltage output can be controlled in amplitude and phase regardless
of the output current; allowing therefore complete control of active and reactive power. MMC
are made of multiple identical sub-module connected in series. Every sub-modules output a
fraction of the total voltage, yielding multiple voltage levels and reducing stress on each com-
ponent. In the case of HVDC application, thousands of sub-modules can be used, making its
simulation highly challenging, and even more when it comes to real-time (RT) simulation. RT
simulation allows the user to test, develop and iterate on a controller without requiring a bulky,
and somewhat dangerous setup. Unlike ofﬂine simulation, numerous timing constrain has to be
satisfy in order to achieve RT simulation. The main constrain come from the use of a ﬁxed-step
solvers. Since RT simulation cannot used variable-step solvers, it is therefore imperative to de-
termine the most appropriate sampling time for the simulation. Another key aspect of RT is the
use of decoupling techniques, allowing a faster parallel processing of challenging and complex
circuit. And ﬁnally, in the case of MMC, due to the large number of inputs and outputs inher-
ent to the converter, a very efﬁcient acquisition system is required. Those different issues are
covered in this thesis which is divided as follow. Chapter 1 is dedicated to literature review of
the present problematic, and raises the issues and challenges to be solved. This chapter was
published as a chapter in (Grégoire et al., 2014a). The minimum sampling time required for
accurate simulation of MMC is discussed in chapter 2; which was published as a transaction
paper in (Grégoire et al., 2015a). In order to achieve real-time simulation of such a converter,
2the model needs to be decoupled allowing parallel processing. A newly proposed decoupling
method, with a numerical validation method is presented in chapter 3. This chapter was sub-
mitted to the special issue “Advances in the Simulation of Power System Transients” of IEEE
Transactions on Power Delivery. Real-time simulation also requires a multi-rate simulation
approach, and chapter 4 proposes a new method to test numerical stability of such simula-
tion approach, which was submitted to IEEE Transactions on Industrial Informatics. Finally,
a multi-rate model for real-time simulation of MMC is presented in chapter 5. Its numerical
stability and accuracy is demonstrated using the different methods that were presented in the
previous chapters.
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Abstract
This chapter present the MMC topology. Its applications and origins are presented as well as
the challenges faced when it comes to its simulation in RT. Different methods, their limita-
tions, and how to overcome those challenges are reviewed. A brief introduction to simulation
platforms is also made. Finally a proposed implementation method is presented.
1.1 Introduction
RT simulation offers several advantages to speed up the development of new product. One
of these advantages being the possibility to test and develop controllers when the hardware is
not yet available. This is a serious advantage in the case of high order multilevel converter,
like MMC topology. When considering building a full-size converter, its physical size could
raises serious issues for most laboratories, without even mentioning the cost to build such a
complex structure. Simulation can also be useful to analyse the interaction between several
MMC and conventional HVDC systems installed on the same power grid. Furthermore, it can
4perform factory acceptance test of the controller before its installation in the ﬁeld. Nowadays,
real-time simulator (RTS) are often used simply to accelerate simulations, as several hours of
simulation can be required to run a few seconds simulation, for a power grid having two or
three converter stations using conventional single processor simulation software. This chapter
introduces fundaments of RT simulation; its advantages and constrains. Using these funda-
ments, RT simulation of an MMC will be undertaken. This topology was ﬁrst introduced in
(Lesnicar and Marquardt, 2003b), it is made of many identical sub-modules (SM) connected
in series. Its modularity makes it suitable for various applications from medium voltage in a
drive system, using only a few SM (Hiller et al., 2009), to large HVDC transmission system
containing a wide range of SM (Rajasekar and Gupta, 2012; Peralta et al., 2012a). Connecting
many of these SM in series reduces the voltage level that each sustains, decreasing the price
of each component, reducing the switching losses, and smaller dV/dt at its AC bus, while pro-
ducing a sinusoidal waveform with a very low total harmonic distortion (THD) eliminating the
use of bulky reactive component ﬁlter.
1.1.1 Industrial applications of MMC converters
This topology was ﬁrst tested in large scale by ABB in 1997. It consisted in a 10 km over-
head transmission line with a 3MW capability at ±10kV between Hällsjön and Grängesberg
in Sweden. It was used as proof of concept and established the capability of this new topology.
The MMC, was named HVDC light by ABB, and was ﬁrst used in a commercial project in
Australia between Mullumbimby and Bungalora. Its voltage rating was ±80kV with a power
rating of 180MW commissioned in 2000. Not long after, Siemens commercialised a similar
topology as HVDC PLUS. Its ﬁrst commercial project was a submarine HVDC link connecting
San Francisco city center to a substation in the Pittsburgh area, it was commissioned in 2010
(Zhang et al., 2012).
As of today, MMC projects being built are point-to-point converters only. Though actual
HVDC network have been discussed theoretically, protection system for such network still
need to be developed. ABB announced in November 2012 that they achieved a HVDC breaker
5called hybrid HVDC breaker(Callavik et al., 2012). Now that it has been used in a point-to-
point setup, it will be tested in HVDC grid and should soon be commercialized. These new
developments could change the future of power transportation.
1.1.2 Constraint introduced by RT simulation of power electronics converter in general
Until now, big differences still exist between what can be achieved with standard, or ofﬂine
simulation software, and RTS. The major constrain is in the time available to solve the dif-
ferential equations of power electronic circuit. Ofﬂine simulation usually uses variable-step
solver which works as follow. For every simulation time-step, two solutions are found using
two different orders of discretization; one higher than the other. The solver iterates, reduc-
ing the time-step at every iteration, until the difference between the two solutions is within a
pre-set tolerance (Hartley et al., 1994). This process is very efﬁcient for typical simulation of
system with few disturbances. However, it becomes very slow in power electronic application,
where stiff system with repetitive switching of semi-conductor needs to be solved. RT simu-
lation, on the other hand, uses several processors, operating in parallel, with ﬁxed-step solver,
and uses a ﬁx period of time to solve the differential equations. If a time-step of 50μs is cho-
sen to discretize a system, the RTS has to solve the differential equations within that period.
Larger model, with more state-space equations will naturally take more time to be solved;
in this case there are very few solutions to obtain acceptable results. One can increase the
chosen simulation time-step, risking instability or inaccuracy. Having a more power full RTS
allows to compute larger system. Computing power of RTS has increased exponentially over
the last decade following Moore’s law (Schaller, 1997), and are suited to simulate relatively
small model. However, the RT simulation of very large power system requires to decouple the
system in smaller subsystems that can be solved in parallel (Baracos et al., 2001; Abourida
et al., 2002). Nowadays most RTS achieves time-step between 10μs to 50μs when using
general-purpose processors, and between 100ns to 1μs when using ﬁeld gate programmable
array (FPGA).
6In the case of power electronic or circuit which contains fast switching devices, the chosen
time-step is very important as it determines the accuracy that can be achieved by the pulse
width modulation (PWM) circuit to generate the gating signals. A switching frequency of 10
kHz has a period of 100μs. If one chooses the RTS time-step equal to 50μs, then there is a
maximum of 50% error on the time of occurrence of the switching event. Such inaccuracy may
produce unrealistic transients and harmonics that could be confused with faulty controllers.
This has motivated the usage of super-fast computer subsystem, where the time-step can be
reduced further, or an interpolation scheme in order to achieve accurate switching frequency
(Dufour et al., 2005). Moreover, this is one of the reasons justifying the use of FPGA to
solve such a problem, and consequently increases the popularity of the technology. FPGA
chips operate at a 100 to 400 MHz clock frequency much lower than 2 to 4 GHz used for
the general purpose processors. Although, processors can achieve computation time of 100
nanoseconds within the processor, achieving parallel processing using multiple processors is
at leas 50 times slower when using the most powerful commercial computer due to processor
communication latency. Furthermore, when comparing processor and FPGA, ﬁring signal of
power electronic devices, generated from actual power electronic controller, can be connected
directly to FPGA digital input pins. This result in a low latency between the ﬁring order,
measured at the controller output, and the resulting currents computed by an FPGA model,
which can be less than 200ns. In such a case, the accuracy will be as good as variable-step
solver. Such low latency and accuracy cannot yet be achieved using general-purpose computer
because of the typical latency of the PCI communication system, 2 to 3 μs.
Moreover, another important parameter to be considered is the type of modeling technic chosen
to discretize the circuit. The two mains and well-known are the nodal and the state-space
method. Depending of the circuit topology, one can be more advantageous than the other.
Taking short-cut and making this simpler than it actually is, time of execution in RT simulation
comes down to the size of the matrix and its sparsity; since the latter needs to be inverted each
time there is a change in the circuit topology, caused by a switching event. In the case of the
circuit illustrated in ﬁgure 1.1, a state-space approach would generate a two by two matrix
7to discretize or inverse, as shown in (1.1), since there is only two state variables. The nodal
approach would yield a four by four matrix to solve, as shown in (1.2). This simple example
illustrates the same concept that can be applied to larger circuits.
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Figure 1.1 Circuit illustrating state-space versus nodal approach
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(1.2)
Most simulation software uses one or the other method without giving the choice to the user. It
is only brought up here to stay as broad and general as possible. Also when it comes to FPGA
implementation, very few off-the-shelf tools are now available (Typhoon-HIL, 2013; OPAL-
RT, 2013b). Many users still have to develop their own FPGA model despite of its complexity
and researchers are still trying to develop general purpose electrical solvers, which would elim-
inate this complex task of implementing models and solvers in FPGA chip. Furthermore, one
must keep in mind that one of the most difﬁcult operation to be accomplished on FPGA is the
8division, therefore, it renders inverting a matrix is an important research topic to complete it in
a timely fashion suitable for RT simulation.
1.1.3 MMC Topology presentation
A MMC topology is constituted of an equal number of SM, presented in ﬁgure 1.2 a), dis-
tributed in the upper and lower limb, shown in ﬁgure 1.2 b). The SM includes power switches
S1, S2 and the DC bus capacitor. When a SM is ON, the capacitor voltage is applied to its
output using the upper switch S1 of the SM. When a SM is OFF, it is bypassed using the lower
switch S2.
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Figure 1.2 a) Single MMC SM with its protection b) MMC limb
9The voltage obtained at the mid-point of the converter arm is given by the number of conducting
SM in each limb. In steady-state, only half of the SM from one arm are conducting at any given
time. For instance if a converter contains 100 SM, only 50 SM distributed between the upper
and lower limb of an arm are conducting. Figure 1.3 shows the voltage seen at mid-point when:
• 1 SM in the upper-limb and 49 in the lower-limb are conducting, mid-point is near HVDC+;
• 25 SM in the upper-limb and 25 in the lower-limb are conducting, mid-point is zero;
• 49 SM in the upper-limb and 1 in the lower-limb are conducting, mid-point is near HVDC-.
Figure 1.3 Standard exemple of one MMC arm for HVDC link
When a SM is conducting, its voltage will vary according to the limb current. The voltage is
then regulated with rigorous algorithm to choose which SM to turn ON or turn OFF. Though
this topology was proposed a few years back, only the increase in the computation power of
controller have made it possible to accurately control it. Since then, many method have been
proposed to control this converter topology requiring individual control of each SM capacitor
voltage,(Hagiwara and Akagi, 2009; Antonopoulos et al., 2009; Yan et al., 2010) to cite only a
few.
10
The number of SM plays two roles in this topology. It is linked to the quality of produced
voltage, althought when more than 12 levels are used it has been demonstrates that the gain on
the THD becomes almost negligible, as shown in ﬁgure 1.4 (Arrillaga et al., 2007).
Figure 1.4 THD vs the number of levels
In the case of MMC used in HVDC application, the high number of SM used reduces the stress
on each component and also offers a redundancy improving reliability. Furthermore, increasing
the number of SM reduces the switching frequency of each individual SM up to once per cycle
(Peralta et al., 2012a).
Since this topology is a voltage source converter (VSC), it has complete control on the power
ﬂow, both active and reactive. Also unlike most HVDC classic topology, it does not requires
a network to synchronise itself, allowing to make a black start, since the voltage is imposed
by the converter. But all of these advantages come with the price of complex control laws that
need to be optimized and tested.
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1.1.4 Constraints of simulating MMC converters
When it comes to RT simulation of MMC converters there are two major problems to resolve.
The ﬁrst being the considerable size of the model, whether a state-space or a nodal approach
is taken; and the second being the tremendous amount of input/output required to control the
converter. Bear in mind that the main purpose to RT simulation is to be interfaced with a real
controller. When it comes to thousands of SM to be controlled, it can only be assumed that
even more signals are required for control of the converter. It can be assumed that most of
the processing time in such a model is due to the I/O management and data transfer between
external controller and the MMC model. It is therefore obvious that MMC simulators with
1000 SM per limb would require an I/O processing time much larger than 25 μs, which is
unacceptable.
1.1.4.1 Solving large state-space system
One way to overcome the ﬁrst problem is to exploit certain advantages of MMC topologies.
Having a rather large inductance in each limb, this generates a very “strong state” on the AC
side; where the current variation is rather slow. The DC side being often connected to a DC
cable, the capacitance of the cable also generate a “strong state” on the DC side; where the
HVDC voltage variation is slow. There two “strong state” can be used to decouple each limb.
Once decoupled, it is possible to spread the computation burden over multiple computing units
achieving parallel processing. Furthermore, one limb can be divided into smaller sub-circuit
without any extra efforts on computation time.
1.1.4.2 Solving I/O management problem
Having met the requirement to decouple large system, the only problem remaining is the one
concerning the amount of IO to be dealt with. Architecture of RTS will be discussed further
down, but for now what need to be understood is that most real controller and simulator plat-
forms use custom made card with a communication link to its computation unit. More IO
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implies more data to be sent over the communication link and therefore requires more time. If
more time is required for IO communication, this leaves less time for computation of the model.
What have been done in the ﬁrst part will actually help resolve the second issue. Spreading the
model across more computation unit reduces the amount of data that each must exchange with
the IO solving the second problem. Furthermore, simulating MMC SM directly ON FPGA
chips, which are managing I/O channels, also minimizes data transfer between external con-
trollers and simulator main processors. Such technique is now used by most advanced RTS.
Separating the large state-space systems formed by the MMC converters coupled to the AC
network in order to achieve parallel processing can be achieved in several ways but might
involves the use of artiﬁcial delays (Hui and Fung, 1997) or multi-rate simulation(Grégoire
et al., 2012). As of now, there are no formal and easy methods to achieve parallel processing
of complex power electronic circuits coupled to large AC circuits.
1.1.4.3 System-wide simulation simulated faster than real-time
Several studies target the behaviour of several converters in a large network or the develop-
ment of controllers before the manufacturing of controller prototype boards. In these cases the
controller algorithm can also be simulated in the same simulator simulating the MMC system
and the grid. Consequently no external IO are required and it is then possible to simulate faster
than RT; i.e.: a typical simulation run of 60 seconds takes 60 seconds with a RT simulator or
only a few second with a simulator running faster-than RT. In RT simulation, the acceleration
factor is one, where the time-step used and the time required to execute the model has a ratio
of one. For faster than RT simulation, the acceleration factor is greater than one since the time
required to solve the equation of the model is smaller than the time-step used. Like before,
if the model is decoupled and spread over many computation units, its acceleration factor is
increased above one while the use of conventional signal-processor simulation software may
have an acceleration factor much lower than one, i.e. the simulation time of a ten seconds case
could take several minutes or event hours depending on the network and MMC size. Since
that control development requires to analyse hundreds of contingencies and to optimize several
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parameters, it is obvious that fast simulation tools exploiting multi-core processors and FPGAs
will become essential as model complexity increases.
1.2 Choice of modeling for MMC and its limitations
As mention before, time is a very important constrain in RT simulation; choosing the ap-
propriate level of modeling for a speciﬁc application help reducing the required computation
time. The level of modeling can be classiﬁed in three main categories namely: Detailed model,
switching function model and average model. Each of them will give accurate results but have
some level of limitations.
1.2.1 Detailed model
There exists different level of modeling in the so called detailed model. Most of them offer
too much detail which is not useful for RT simulation. The highest level of details could be
qualiﬁed as “SPICE” modeling; where all the parasitic capacitors of the power switch and
strain inductance of the PCB are taken into consideration. This type of modeling is used to
calculate losses that will occur during switching. Even though this is a very important part of
a real design, RT simulation should not, but also cannot, be used to evaluate switching losses
and electromagnetic interference (EMI). Taking a numerical approach, the time constant of
such component, pico-farad and nano-Henry, is around nanoseconds; these kind of time-step
cannot be achieved today in RT even with FPGA.
The model where the switch and diode are considered as linear components can also be con-
sidered as detailed model. Every semi-conductor is represented by an impedance; small when
conducting and high when blocking. Whether a state-space approach or a nodal approach is
used, a new set of matrices need to be computed and inverted each time there is a change in
switch status. This approach has been demonstrated using Hypersim(Le-Huy et al., 2011) or
the State-Space Nodal solver (SSN)(Dufour et al., 2011b; Saad et al., 2013) with 100 SM/arms
MMC at time step in the 30μs range.
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1.2.2 Switching function
Switching functions or event based dynamic system (Zeigler et al., 2000) can be interpreted as
a switch case; for a certain input, certain behaviours are expected. In the case of ﬁgure 1.2, the
switching function is given by (1.3).
Vout =
⎧⎪⎪⎪⎪⎨⎪⎪⎪⎪⎩
Vcapacitor when S1=1 and S2=0
0 when S1=0 and S2=1
0 otherwise
(1.3)
This implies that the switching is complementary and that there are no conducting losses; ideal
switch. To introduce the switching losses the current must be taken into account. Therefore,
the switching function becomes (1.4).
Vout =
⎧⎪⎪⎪⎪⎨⎪⎪⎪⎪⎩
Vcapacitor − IS ·Ron when S1=1 and S2=0
−IS ·Ron when S1=0 and S2=1
0 otherwise
(1.4)
The ﬂexibility of switching function makes it a very powerful tool, but it requires a very good
understanding of the circuit in order to predict and have a contingency for every possible case.
Unlike detailed model this can results into unnatural behaviour and discontinuity that is not
present in real life. The gain is in the rapidity of execution which makes it very good candidate
for RT simulation. Also when the limitations are known, it does not prevent the use of this
model in all other supported mode. In this model, the number of states is not reduced, meaning
that an integrator is required for every simulated capacitor SM. A detailed example is given in
section 1.4.2.
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1.2.3 Average model
The term average model here is not only intended like in the classical way. In classic average
model, the duty cycle is given as input instead of PWM, but here the overall voltage of every
SM capacitor is also averaged out across all the SM; making an ideal regulation of all the
SM voltage. This type of modeling is the easiest to implement but it is also the one offering
the most limitation. The main interest of this implementation is to study the behaviour of the
converter in a larger network where the regulation of each SM is of little interest. Similar to the
switching function, the SM output is given by a simple equation decoupling it from the large
system. The rest of the system will see the converter as a variable impedance like it would with
a detailed model. Again, a detailed example of the implementation is given in the section 1.4.1.
One drawback of this modeling is that it needs a special implementation to support the high
impedance mode occurring when no pulses are applied to the converter. In this mode the output
of the converter, a voltage source, is only controlled by its current when no pulses are applied
to the switches. Normally, if the voltage applied to the limb is higher than the sum of all the
capacitor voltage of this limb, current should circulate through the anti-parallel diode of the
switches of the SM, charging the SM capacitor to voltage applied to the input of the limb.
Once all the SM are charged, the current should become zero, since the anti-parallel diode are
not polarize anymore, and stay at zero until either pulses are applied again to the converter or
the anti-parallel diodes are polarized. Different schemes can be used to achieve this behaviour,
a voltage source controlled by a voltage, but if it is not well implemented the response of the
model can become erratic.
All three different types of modeling presented here serve a speciﬁc purpose, understanding the
limitation of each model helps one to determine whether or not this implementation is suited
for his application.
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1.3 Hardware technology for real time simulation
In the mid 60’s, RT simulation was achieved using analog simulator, where real linear and non-
linear components were used to model and simulate a circuit (Hudson et al., 1966). Not long
after hybrid simulator, part analog part digital, were introduced and then with the evolution in
the micro-processor speed, fully digital simulators were achieved. Even though the ﬁrst digital
simulators were limited, their smaller size and versatility made them more attractive and their
popularity was powered by the increase of computer power capability over the last 15 years.
For these reasons analog and hybrid simulators are hardly used nowadays and won’t be ex-
plained further here. As for digital simulators, two main technologies divide them; the ﬁrst one
uses sequential programming embedded on micro-processor (CPU) and the second type makes
use of parallel programming on FPGA. Because of their differences and their complementarity,
it is not rare to see both technologies in one simulator, taking advantage of each one of them.
Their respective features are discussed here below.
1.3.1 Simulation using micro-processors
CPU are optimized for certain applications. It receives sequential programming; a series of
instruction which are executed subsequently and repeated in a loop. These instructions need to
be understood by the processor, what can be called low-level language. But it has to be entered
by a user high-level language. The gap between those two levels is the different programming
language, such as C, C++, java etc. Every manufacturer has a different machine code which
can only be understood by their hardware. Using a common language by the user, like C,
manufacturers make compilers that are compatible with their hardware. Nowadays, high-end
processor can execute billions of instructions per second. In order to achieve further more
computation power, as mentioned earlier, it is possible to execute different set of instruction in
parallel using multiple processors sharing a high speed communication link.
In RT simulation, the most sophisticated processors are used in specially designed hardware.
The code required is generated using software like Matlab/Simulink, so users do not require
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to bother writing code. When multiple processors are available in parallel, users also rely on
software to easily distribute the computational burden among them.
One of the greatest examples of RT simulation in parallel is the Hypersim simulator, developed
at IREQ, the engineering department of Hydro-Quebec (OPAL-RT, 2013a). It can simulate
large network, thousands of nodes, cluster of hundreds of CPU while the allocation of the
processor unit to simulate each network subsystems is fully automated (Gagnon et al., 2012).
Other RTS would normally require the intervention of advanced user in order to distribute the
computation load over multiple computing unit (OPAL-RT, 2013c; RTDS, 2013)
1.3.2 Simulation using parallel programming with FPGA devices
FPGA offers much more ﬂexibility when it comes to executing instructions; it actually allows
user to develop its own instruction set. Logic operators like NAND-gate or XOR-gate, basic
arithmetic like sum, multiplication are some of the component available. By using these func-
tions, users can make an optimized set of instruction for a speciﬁc application. On older FPGA
generation, only ﬁxed-point representation was available, but since 2009 built-in operators,
supporting ﬂoating point, are now available.
In FPGA implementation, signals travel as fast as their propagation allows. The number of
operations that can be done will depend on the design; the route that signals need to take
for a desired logic. On FPGA, clock signals are used to ensure that the expected result has
reached its destination and is synchronised with other signals. Figure 1.5 shows the concept of
propagation to a simple circuit and the synchronisation of its output.
From Figure 1.5, since only one level of logic gate is required to obtain A, it can be supposed
that it will be ready before B that needs two levels of logic. C might changes when A is ready
and changes again when B is ready. To avoid uncertain value at the output, a register is added
and synchronised with a clock signal. By doing so, D will be synchronised with the clock and
its value will be accurate as long as the period of the clock is long enough for the inputs 1, 2
and 3 to pass through the logic resulting into C. In Figure 1.5, the results of A and B are being
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Figure 1.5 Example of logic propagation
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Figure 1.6 Chronogram of time-multiplexed process
processed simultaneously and independently; this is the major advantage of FPGA referred
as parallel processing. From simple logic to large matrix multiplication can be performed in
parallel and the result for the global solution is found in the end where all the different solution
are joined and synchronised.
Understanding that the process can be synchronised to a speciﬁc clock, it is also possible to use
time multiplexing or pipelining; allowing the same logic to be used for different process. If the
clock of the process is slower than the clock of the FPGA, it becomes possible to execute the
same process using the same logic. For example, if the process in ﬁgure 1.5 can be obtained
in one FPGA clock period, but its inputs are only ready every 5 FPGA clock. By multiplexing
the input, using selector, and demultiplexing the output, the same logic could be used up to ﬁve
times to calculate the same process. The chronogram of ﬁgure 1.6 shows the time multiplexing
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with only two different processes. Process X has input X1, X2, X3, process Y has input Y1,
Y2, Y3 and each process, X and Y, yield the results of A, B and C in time. At every clock, the
value from the different process X and Y are applied to the logic and their results are shown on
the chronogram. After the two processes, the logic is not used and its result is not registered.
The result of DX and DY are updated when available and stay there until the next clock of
the slow process. Such design can ensure that none of the resources are left idling during the
different processes, but it requires very accurate synchronisation and design.
The next example is more related to simulation; the implementation of a forward Euler integra-
tor. The FGPA has a clock of 5 nanoseconds and the integrator time-step is 20 nanoseconds;
it is then possible to use pipelining. Figure 1.7 shows the block schematic used in this exam-
ple. The input A receives the multiplexed in time values to be integrated. B is the result of
the values multiplied by the integration time-step, 20 ns. D is actually the output of the sum
C with a four-step delay, making the forward Euler integrator. The result in D can then be
demultiplexed to send the integrated values to the right process. Here the integration time-step
was chosen to facilitate the representation in a chronogram of the system in ﬁgure 1.8. Such a
small time-step is unlikely to be chosen since it would require a very high level of precision,
whether one choses to use a ﬁxed-point or a ﬂoating-point representation.
    
Figure 1.7 FPGA integrator using pipelining
The great versatility of the FPGA also creates its main drawbacks: Complexity to implement
models and excessive time to generate the bitstream. The example given above clearly demon-
strate that the programming complexity is much larger than using high-level language like
C++ or very-high-level language like SIMULINK and code generators like real-time work-
shop (RTW). Such complexity limits the number of specialists who can develop and maintains
models. The debugging is also very difﬁcult and time consuming.
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Figure 1.8 Chronogram of pipelined integrator
Because it is a ﬁeld-programmable gate array, each individual gate need to be programmed and
interconnected when generating the code. Generating the code for an FPGA, also known as
bitstream, requires a software to analyse each possible path and ﬁnd the optimal one. With the
size of FPGA and models getting larger and larger, the required time to compile the code, or
bitstream, also increases. Meaning that if the conﬁguration of your model change, you need to
recompile a new version of your bitstream, which may take several hours.
One option to avoid these two drawbacks is the use of embedded solver on the FPGA (Dufour
et al., 2012a). This allows testing many different circuit conﬁgurations and if needed it is also
possible to make some changes and recompile a new bitstream.
1.4 Implementation for real-time simulator using different approach
These are simple examples to give the reader fundaments allowing him to implement its design.
Matlab/Simulink was used to implement and test these implementations, but similar results
could be achieved with any other simulation software. For both examples, all SM from a limb
are represented by an equivalent voltage source. The only difference is in how the voltage
is computed. The equivalent circuit is shown in ﬁgure 1.9. VUA, VUB, and VUC represent
the upper limb equivalent voltage whereas VLA, VLB, and VLC represent the lower limb
equivalent voltage.
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Figure 1.9 Equivalent decoupled circuit
This method of decoupling is adequate since there are two very large states in the model; the
large arm inductance ensures a slow variation of the current and the large SM capacitors a slow
varying voltage. Measuring the current from the arm inductance, the equivalent voltage from all
the conducting SM is computed. In order to break an algebraic loop, a forward Euler integration
method is used; this won’t affect much the stability of the circuit since it is introduced at a point
where there is dominating poles.
1.4.1 Sequential programming for average model algorithm
This type of modeling can be used to test the inner and outer control for converters that would
be connected to a larger network. This allows estimating the load ﬂow, verifying contingency
test or general behaviour of the overall network without having to bother regulating each indi-
vidual capacitor SM.
For this model the following assumption are made:
22
• The current in one limb is the same for all the SM forming that limb; naturally because all
are connected in series;
• All the capacitors have the same value; the integration of the current will result to the same
voltage variation for all the capacitor of conducting SM;
• Only the number of conducting SM is required as input to the model, it is assumed that
the choice of which SM is turned ON within a limb is made by a local and independent
controller, who is not part of the model.
Figure 1.10 shows a block diagram for one limb. It has the limb current and the number of SM
ON as input and the sum of all conducting SM voltage as output.
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Figure 1.10 Block diagrm for average MMC model
The limb current is multiplied by the time-step and it is divided by the capacitor value, giving
the voltage variation of any conducting SM. Then this voltage variation is multiplied by the
number of conducting SM and the result is added to the previous voltage value of all SM. The
total voltage value is divided by the total number of SM obtaining the capacitor voltage of a
single SM; this is how the regulation of all the SM is made to the same voltage. Finally the
voltage of a single SM is multiplied by the number of conducting SM generating the equivalent
voltage for a single arm.
This technic is simple and could even be implemented in a variable-step solver with small
modiﬁcation. One of its limitation is that natural rectiﬁcation, using anti-parallel diodes from
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the SM switches, is not supported in this implementation as well as the possibility to simulate
faults inside the limb, and to test the individual SM voltage regulator.
Using this implementation, the HVDC grid of ﬁgure 1.11 was simulated faster than RT simula-
tion. This conﬁguration is the DC grid benchmark proposed by the CIGRE work group B4-57.
The converter A1 is connected to a larger network, modeled by two voltage source. Converters
B1, B2 and B3 are connected to a different network but also have an AC link between one and
other. Converter C1, C2, D1 and F1 are offshore wind farm and E1 is an isolated offshore load.
All the offshore converters are connected through underground cables for their HVDC link.
Converters on land use overhead power lines transmission to interconnect among them.
Figure 1.11 CIGRE B4-57 HVDC grid
Figure 1.12 shows the response at the converter C1 and C2. Only the phase A is monitored
in this case but all phases are available. In this test there is a three-phase fault on the AC side
between C1 and C2. When the fault occurs, line between C1 and C2 is opened at each end
for 2 cycles then it is reclosed. At this point the fault has been cleared. Figure 1.12 shows the
voltage at each converter. On C2 side, at reclosing an overvoltage is seen. This overvoltage can
vary according to the angle at which the breaker is reclosed. Using this model and a sequencer,
a series of tests can be generated to make a Monte Carlo study to identify the V2% (Paquin
et al., 2009).
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Figure 1.12 CIGRE benchmark AC fault
Since no IOs were used in this model, it was possible to simulate it faster than RT. Using 11
processors of an eMEGAsim simulator, an acceleration factor of 4 was achieved. In the case
of Monte Carlo study, where thousands of simulations are required, this acceleration factor is
very signiﬁcant.
1.4.2 Parallel programming for switching function algorithm
As it has been previously discussed, parallel programming can be implemented on FPGA. Tak-
ing advantage of both parallel processing and time-multiplexing, a very large MMC converter
can be simulated on FPGA with a very small time step of 250 ns. The choice of the time step
of 250 ns is not based on stability of the circuit but rather to have very accurate ﬁring instant
for each SM.
Table 1.1 gives the switching function for ﬁgure 1.2 that will be implemented on FPGA.
One can note that the mathematic behind this model is still relatively simple; the challenge
comes in the implementation to achieve the small computation step. The arm current is ob-
tained from the model running on CPU, where the complete network can easily be imple-
mented using standard simulation software. The gate signals, S1 and S2, come from digital
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Table 1.1 Switching function of MMC SM
Cases Armcurrent S1 S2
SM’s voltage
Vout(T)
Capacitor’s voltage
Vc(T)
1 X 0 1 0 Vc(T-Ts)
2 X 1 0 Vc(T) Vc(T-Ts))+1/C*I(T-Ts)*d
3 X 1 1 Not considered
4 > 0 0 0 Vc(T) Vc(T-Ts))+1/C*I(T-Ts)*d
5 < 0 0 0 0 Vc(T-Ts)
6 = 0 0 0 High impedance Vc(T-Ts)
input connected to the FPGA. The simulation time-step on CPU is 100 time slower than the
one of the FPGA, therefore instead of sending the instantaneous voltage output of all the SM,
only the average over CPU time-step is send; in a similar way that only the duty cycle of PWM
can be applied when the simulation step is slower than the PWM period.
There is two distinct processes that need to be implemented; the switching function and the
integrator. The integrator uses the same method as the one used in ﬁgure 1.7, in this case
10 signals are pipelined over 250 ns or 25 FPGA steps. During the demultiplexing of the
integrator results, the capacitor voltages of the conducting SM are summed to achieve the
equivalent voltage for the limb. Another important part of the logic is the implementation
of the switching function which determines which SM is conducting and which capacitor is
charging. Figure 1.13 shows the block diagram of the process and the number of FPGA step
each process requires.
	




	








	

	

	




Figure 1.13 Block diagram of FPGA implementation
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Note that the overall process takes 11 time step, using an internal clock of 10 ns for the FPGA,
which means that the ﬁrst capacitor value will be available after 110 ns. Since all of them are
time multiplexed by group of 10, the last capacitor voltage is available after 21 time step or 210
ns. Here the advantage of pipelining is very clear, by adding more capacitor in the pipeline,
only 1 more time step is required to obtain the value. In this case, there is still 4 steps available
to add more logic if required, allowing more ﬂexibility as it have been demonstrate in (Grégoire
et al., 2012).
The implementation from ﬁgure 1.13 was used to simulate a converter with 500 SM per half-
limb, for a total of 3000 SM. It can either use an internal controller, embedded on the FPGA,
or an external controller, via optical ﬁber. In this example, every SM is using two optical ﬁbers
for communication, one for receiving and one to send data. Figure 1.14 shows simulator used
to simulate the converter. In the centre of the picture is the main simulator where the model is
computed with a 250 ns time-step. The others racks on each side are only used to manage all
the optical ﬁber that are needed to control the simulation.
Figure 1.15 shows results obtained when changing the power reference. Reactive power is
stable at -0.3 pu and the active power changes from 0 to 0.5 pu. Looking at the voltage and
current, one can see the phase shift of the current as the active power increases.
This is only one of many tests that can be applied to such a system. Using the FPGA im-
plementation allows a very low latency between the IOs and the model. In this case only the
MMC converter is simulated on FPGA and the remaining of the network is simulated using
processors. In 2011, Nari-Relays Electric Co. in China used the HIL results for the Nanhui
MMC demonstration project, 20 MVA/60kV 2-terminal MMC HVDC project.
1.5 Conclusion
This chapter presented an overview of RT simulation with a practical application of the differ-
ent technology. As discussed, the digital simulators are widely used but different technologies
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Figure 1.14 Real-time simulator with IOs chassis
Figure 1.15 Results of a step on power reference
are available. Nowadays, understanding the application before acquiring a RTS can help iden-
tify the best suited type for the application.
Standard single-processor ofﬂine simulation tool does not offers adequate solution to achieve
RT simulation, but it is possible to implement its own design using the different method pro-
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posed in this chapter. Multicore micro-processors and FPGA are evolving very fast, and there-
fore so does RT simulation.
General purpose electrical solvers are available and being developed to facilitate the use of
FPGA technologies by abstracting the inner construction of FPGA chips, as this is done with
general purpose micro-processors. Such FPGA-based solvers should evolve very fast over the
next years. This chapter mainly focus on EMTP simulation, which is the best suited for power
electronic simulation, but some software are now offering a mix simulation ETMP/phasor; slow
components like transmission network are simulated with phasor algorithm and this simulation
is coupled with an EMTP simulation where fast systems, like power electronics, are simulated.
Looking to the last ten years, one can expect that the use of real-simulation will keep growing
and it seems like it is only limited by the need of the industries.
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abstract
In this paper the authors ﬁrst highlight an existing over-voltage phenomenon that is inherent
to the Modular Multilevel Converter (MMC) topology. The latter occurs during the blocking
sequences of semiconductor devices if the converter needs to be stopped due to circulating
current, loss of control or unexpected faults. An analysis based on time domain expressions
describing each operating sequence during normal and faulty blocking conditions is used to
demonstrate the origin of this over-voltage. Thereafter, system behaviour is obtained when de-
vices gating signals are withheld as well as the exact over-voltage cause. Real-time simulation,
with sub-microsecond time-steps, and experimental results validate the over-voltage phenom-
ena and the proposed remedial strategy to avoid uncontrolled faulty conditions.
2.1 Introduction
Modular multilevel converter (MMC) topologies are gaining a lot of interest when it comes to
high voltage AC drives and HVDC applications, as well as for many renewable energy plants
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where accessible DC sources are available for energy harvesting (Perez et al., 2013). These new
technologies, which contain numerous components compare to traditional two-level voltage
source converters (VSC), require new methods to detect and cope with the different faults they
may encounter. Previous literature has already reported various faults and methods to identify
them. In (Liu et al., 2013), authors ﬁrst categorize faults by their locations, sub-module level,
converter level, and power system level. After using measurements that are already required
by the controller, control layers are added to identify or mitigate faults. Similar methods are
used in (Shao et al., 2013) where a control layer is added for detection and to remediate faults.
In this paper, adding a similar control layer to an existing controller is proposed to cope with a
common recurrent problem. This problem is the uncontrolled over-voltage which occurs during
pulse-stopping of semiconductor devices. Such over-voltages have not yet been reported in
previous literature for MMC using half-bridge sub-module (HB-SM). A similar phenomenon,
when using a full-bridge sub-module (FB-SM), was reported during DC-fault blocking, which
is different from the case presented in this paper. Converter using FB-SM gains the capability
to naturally block DC-fault without operating AC-breakers, which is one of its advantages.
During DC-fault, the AC currents from the FB-SM converter are blocked by stopping sub-
modules pulses, and sub-modules of each limb are then forced in series and create an over-
voltage. In (Marquardt, 2010), this problem is reported and a new double-clamped sub-module
(D-CSM) is proposed to overcome this issue during DC-fault. However, FB-SM and D-CSM
increase the losses and the complexity of the controller which justify why HB-SM is still widely
used and why fault-tolerant controllers are still required for this topology. In (Guan and Xu,
2012; Teodorescu et al., 2013), proposed controllers that can withstand non permanent faults
on the AC-side. In (Shi et al., 2014),the redundancy of the MMC topology is demonstrated
by reconﬁguring the communication protocol of the converter on-the-ﬂy. It is assumed that
faults are not permanent or that the controller will successfully regulate the converter. In the
cases when the control is lost or when a permanent fault occurs in the converter, forcing the
converter to be stopped are not covered at all. The possibility to stop the converter during
fault is raised in (Yan et al., 2013), where the protection coordination for a DC network is
proposed. Faults occurring on the DC side are presented and are mitigated using solid-state
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circuit breakers (SSCB). When one MMC has to be isolated from the DC network because of
a fault, authors only indicate that pulses are stopped. During this operation, neither the impact
on the converter, nor a proper procedure has been proposed. In this paper, a detailed analysis
of the MMC topology, using HB-SM, is done when gating signals of the converter are stopped.
In some cases, this results in an over-voltage of the DC-bus which is also demonstrated in
simulation and on an experimental setup. Also, a new blocking sequence is proposed to avoid
over-voltage.
This paper is divided as follows. Basic operation principles of MMCs are brieﬂy recalled in
section 2.2. Section 2.3 presents an analytical study of the converter in order to investigate
deeply the over-voltage phenomenon. The existence of such a transient will be conﬁrmed by
simulation results in section 2.4 and by an experimental test on a physical converter in section
2.5. Finally, section 2.6 proposes an emergency stop procedure in order to avoid this transient
followed by a conclusion in section 2.7.
2.2 MMC basic topology and control strategy
MMCs are obtained by connecting in series numerous identical cells called "sub-modules"
(SM); ﬁgure 2.1 shows a typical half-bridge cell. In normal operation mode, the two switches
are complementary making the Vcell equal either to 0, when the cell is turned OFF, or equal
to Vcap, when it is turned ON. One converter’s arm has two limbs, upper-limb and lower-limb,
with the same number of cells. Three arms make a complete AC/DC converter as shown in
ﬁgure 2.2. Although modulation methods may vary, the most popular ones are the nearest level
control (NLC) (Li and Zhao, 2010), or pulse width modulation (n+1 or 2n+1) (Li et al., 2012),
making the average number of cells turned ON in the upper-limb complementary to the average
number of cells turned OFF in the lower-limb; the total voltage stored in the capacitors of each
limb is equal to the pole-to-pole voltage. The average capacitor voltage of each cell is then
given by (2.1).
Vcap =
VDC
n
, (2.1)
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where VDC is the voltage between the positive and negative poles of the converter and n is the
number of cells in one limb or half the number of cells in one arm.
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+ -
Figure 2.1 A typical half-bridge cell
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Figure 2.2 Schematic of a 3 phase MMC showing n level
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The main difﬁculty of this topology is regulating the different cell capacitors. Different meth-
ods for regulation have been presented over the last years (Rohner et al., 2010; Saeedifard and Ira-
vani, 2010; Angquist et al., 2011; Solas et al., 2013a; Perez et al., 2012; Ilves et al., 2012b;
Li et al., 2011; Vahedi et al., 2014; Debnath et al., 2015) and will not be discussed in detail.
The main objective of those controllers is to produce the desired output voltage at the AC side
while regulating each cell capacitor voltage to its desired value. In normal operation, the output
current from one phase should be equally divided between its upper-limb and lower-limb. In
ﬁgure 2.2, the upper-limb of phase A is referred as UA and the lower one as LA, in the same
manner, the current ﬂowing in each limb is noted IUA and ILA. To achieve high efﬁciency, it
is also important to minimize the circulating current Icir between different limbs. As for the
control algorithm, numerous methods were proposed to suppress Icir, and only a few of them
are suggested in this paper (Tu et al., 2011; Ilves et al., 2012c; Zhang et al., 2013; Wang et al.,
2013; Zhang et al., 2014).
2.3 Analytical Study For Failing and Faults Conditions
During the course of its operation, if the MMC operates as a STATCOM, or if the DC line
is disconnected, in both situations, only reactive power is exchanged between the AC supply
and the converter. Since no current is ﬂowing toward the DC bus, it means that the sum of
currents going into the three upper or lower limbs is zero. At this point, it is assumed that
no capacitor, nor inductive line is connected to the DC bus; it is then referred to as a virtual
DC bus. The virtual DC bus voltage is measured using the neutral point of the AC voltage, as
shown in ﬁgure 2.2. Choosing this point as a reference voltage allows measuring the positive
and the negative DC poles from the same reference point. If pulses are stopped when the
current in any of the limbs is different than zero, the anti-parallel diodes of the switches will
start conducting. During this so-called free-wheeling mode, depending on the current polarity
ﬂowing in the limbs, equivalent MMC cells will be either short-circuited or equal to the sum
of all DC capacitor voltage in series. In this case, the sum of the currents from the upper
limbs is independent of the ones from the lower limbs; therefore the analysis can be done
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independently for lower and higher limbs. Whether it is in the upper or lower limb, a limb
current is considered positive if it is charging the cell’s capacitor, as shown by Ilimb in ﬁgure
2.1. Considering the different possibilities, the limb currents can either be:
• two positive limb currents and one negative;
• two negative limb currents and one positive;
• one positive, one negative and one equal to zero;
• all three limb currents equal to zero.
This will results in thirteen possible sequences for the upper and lower limbs, yielding a total
of 169 combinations. If the sequence, where all three limb currents are equal to zero, is not
considered, twelve sequences remain and they can be represented by three sequences for the
upper half of the converter, ﬁgure 2.3 a), ﬁgure 2.4 a), Figure 2.5 a) and three sequences for the
lower half of the converter, ﬁgure 2.3 b), ﬁgure 2.4 b), ﬁgure 2.5 b). To ease the representation,
all the cells connected in series are replaced by a single equivalent cell with an equivalent
capacitor in ﬁgure 2.3 through ﬁgure 2.5. The equivalent capacitor value is found by dividing
the capacitor value from one cell by the number of cells in one limb (2.2).
Ceq =
C
n
(2.2)
In ﬁgure 2.3 a) and b), there is one positive and two negative currents. The positive current
forces the anti-parallel diode of the lower switches of the cell to be conducting; no cell capac-
itor of this limb is contributing to VDC virtual. The two remaining negative currents are forced
through the anti-parallel diode of the upper switch, in which case the sum of all the cell capac-
itors voltage is contributing to VDC virtual. In ﬁgure 2.4 a) and b), two currents are positive and
only one is negative, resulting in only the cell capacitor of one limb contributing to VDC virtual.
For the four previous sequences, AC voltage has no inﬂuence on VDC virtual since the sum of
the three phase voltage is zero. In ﬁgure 2.5 a) and b), since one of the currents is equal to
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Figure 2.3 a) Sequence 1 : IAU<0, IBU>0 & ICU>0
b) Sequence 4 : IAL<0, IBL>0 & ICL>0
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Figure 2.4 a) Sequence 2 : IAU<0, IBU<0 & ICU>0
b) Sequence 5 : IAL<0, IBL<0 & ICL>0
zero, only two of the three AC sources will play a role in the value of the virtual DC bus. Also
once the current reaches zero it should remain zero since neither anti-parallel diodes from the
cell can be polarized. If the AC voltage is positive, the lower switch anti-parallel diode cannot
conduct since the virtual DC bus will always have a higher potential. As for the anti-parallel
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Figure 2.5 a) Sequence 3 : IAU=0, IBU<0 & ICU>0
b) Sequence 6 : IAL=0, IBL<0 & ICL>0
diode of the upper switch of the cell, because the sum of the cells capacitor is charged to VDC,
it will remain blocked.
From the six sequences shown in ﬁgure 2.3 to 2.5, three Laplace equivalent circuits can be
obtained. In frequency domain, inductance and capacitor, each with its own initial value in the
time domain, becomes inductance and capacitor in series with a voltage source. Inductance
value is now multiplied by the Laplace variable s and the voltage source is equal to the in-
ductance value multiplied by the initial current. Capacitor value becomes one over s over the
capacitor value of the time domain. The voltage source in series with the capacitor has the same
initial value as the capacitor in time domain divided by s (Nilsson and Riedel, 2008). Figure
2.6 is the frequency domain when two of the limb currents are positive and one is negative,
equivalent to ﬁgure 2.3. Since VDC virtual is determined by the cell capacitor voltage, the same
equivalent circuit can be used for the upper or lower half of the converter. Likewise, ﬁgure 2.7
and 2.8 are the equivalent circuit of ﬁgure 2.4, and ﬁgure 2.5 respectively.
The equivalent circuit depicted in ﬁgure 2.6 yields (2.3), when Kirchhoff’s current law is ap-
plied. VA, VB and VC refer to the AC voltage. Since the over-voltage occurs over a very short
period, VA,VB and VC are assumed to be constant. VCB and VCC are the initial voltages for the
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Figure 2.6 Laplace equivalent circuit of sequence 1 and 4
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Figure 2.7 Laplace equivalent circuit of sequence 2 and 5
inserted capacitors just after blocking with all the cells in series. IA and IB are the initial limb
currents. These equations are valid while the anti-parallel diodes are conducting which only
lasts for a very short period of time and for this reason the different voltages are assumed
constant.
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Figure 2.8 Laplace equivalent circuit of sequence 3 and 6
0 =
VDC virtual−Llimb · IA− VAs
sLlimb
+
VDC virtual− VCBs +Llimb · IB− VBs
1
sCeq
+ sLlimb
+
VDC virtual− VCCs −Llimb · (IB− IA)− VCs
1
sCeq
+ sLlimb
(2.3)
Equations (2.4) and (2.5) are obtained form ﬁgure 2.7 and ﬁgure 2.8.
0 =
VDC virtual−Llimb · IA− VAs
sLlimb
+
VDC virtual−Llimb · IB− VBs
sLlimb
+
VDC virtual− VCCs +Llimb · (IB+ IA)− VCs
1
sCeq
+ sLlimb
(2.4)
0 =
VDC virtual−Llimb · IB− VBs
1
sCeq
+ sLlimb
+
VDC virtual− VCCs +Llimb · (IB)− VCs
1
sCeq
+ sLlimb
(2.5)
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Solving eq. (2.3) to (2.5) forVDC virtual and transforming them into time-domain yield equations
(2.6) to (2.8). Voltage value of the virtual DC bus is then obtained based on VA,B,C, VCB,CC and
IA,B
VDC virtual (t) =VA+ cosh
(
î t√
3
√
LlimbCeq
)
(VB+VC +VCB −2VA+VCC)
3
+ sinh
(
î t√
3
√
LlimbCeq
)
î IA
√
LlimbCeq
√
3
3Ceq
(2.6)
VDC virtual (t) =
VA
2
+
VB
2
+ cosh
(
î
√
2 t√
3
√
LlimbCeq
)
2VCC +2VC −VA−VB
6
+ sinh
(
î
√
2 t√
3
√
LlimbCeq
)
î
√
LlimbCeq (IA+ IB)√
6Ceq
(2.7)
VDC virtual (t) =VB+ cosh
(
î t√
2LlimbCeq
)(
VCC −VB+VC
2
)
+ sinh
(
î t√
2LlimbCeq
)
î
√
2LlimbCeq IB (2.8)
Again, keeping in mind that this phenomenon lasts for a very short period of time (t ≈ 0) and
by considering VCB = VCC = VDC, (2.6), (2.7) and (2.8) become
VDC virtual (t) =
2VDC
3
+
(VA+VB+VC)
3︸ ︷︷ ︸
0
(2.9)
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VDC virtual (t) =
VDC
3
+
(VA+VB+VC)
3︸ ︷︷ ︸
0
(2.10)
VDC virtual (t) =
VDC
2
+
(
VB+VC
2
)
︸ ︷︷ ︸
max=VAC2
(2.11)
According to equations (2.9) to (2.11), one can observe that the voltage of the virtual DC bus,
for the upper or lower half of the converter, is between 13 and
2
3 of total pole-to-pole DC bus
which is equal to VDC just before blocking. If both, upper and lower half of the converter are
considered, the total pole-to-pole voltage of the virtual DC bus should be between 23 and
4
3 of
its regulated value depending on the limbs current polarity. This shows that depending on the
limb currents polarity at blocking, voltage on DC bus can drop to an under-voltage or spike to
an over-voltage. This will be proven by using simulation and experimental results.
2.4 Simulation results
Simulation of MMC has been proven to be challenging because of the high number of power
components. This has lead to new modelling techniques to obtain swiftly accurate simulation
results (Gnanarathna et al., 2011; Ahmed et al., 2012; Grégoire et al., 2014a, 2011b). The
over-voltage transient observed in this paper lasts for a very short period of time, from a few
tenths to several μs. These performances were obtained using OPAL-RT developed MMC
models on FPGA chips (Grégoire et al., 2011a), where a time-step as low as 500 ns can be
obtained. In this simulation, a disturbance is caused by miss-ﬁring cells which results in a
circulating current and blocking of the converter gating signals at 0 ms. Figure2.9 shows the
converter behaviour from the moment when the pulses are blocked until all currents reached
zero. Figure 2.9 a) shows the different voltage ﬂuctuations, over/under-voltage, occurring on
the virtual DC bus for both the positive and negative pole. Currents for the upper and lower
half of the converter can be observed in ﬁgure 2.9 b) and ﬁgure 2.9 c).
During T1, a pole-to-pole voltage of 43 VDC is obtained because IAU and IBU of the upper limb
and IAL and ICL of the lower limb are positive, which correspond to the operating sequence
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Figure 2.9 Simulation results of a blocking sequence
2 (ﬁgure 2.3 a)) and 4 (ﬁgure 2.3 b)). During the time interval T2, IAL becomes negative and
the sequence then becomes 1 (ﬁgure 2.3 a)) and 5 (ﬁgure 2.4 b)). VDC virtual+ remains 23 while
VDC virtual- becomes 13 making pole-to-pole voltage equal to VDC. At time interval T3, the three
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currents from the upper limbs reach zero andVDC virtual+ is now equal to the AC voltage as seen
from the DC side where as VDC virtual- stays at 13 of VDC. During T4, IBL from the lower limb
reaches zero, IAL and ICL have the same value with opposite polarity as depicted in ﬁgure 2.5
b). Finally, at T5, all currents are equal to zero and the pole-to-pole voltage is equal to the
rectiﬁed AC voltage.
Simulation results clearly demonstrate that uncontrolled blocking of the gate signals can results
in an over-voltage on the virtual DC bus. In this case, all six limb currents reach zero in 2 ms
but the over-voltage itself lasted only 190 μs. Its duration could even be shorter if blocking is
initiated with smaller currents. If the converter is not working at nominal power, it can be hard
to notice this phenomena in simulation, unless a very small time-step is used.
2.5 Experimental Results
A down-scaled MMC prototype has been developed and used at KTH Royal Institute of Tech-
nology in Stockholm, Sweden to validate the operation of the MMC during normal and dis-
turbed regimes. The laboratory prototype is shown in ﬁgure 2.10, and the parameters used for
this experiment are summarized in Table 2.1. The converter operates as a STATCOM, without
the use of DC bus capacitor, as mentioned in section 2.3. The converter is connected to
the AC network via a line inductance of 0.3 p.u. and synchronized to the grid voltage using a
PLL. The converter is controlled using the so-called "direct" modulation principle, i.e. purely
sinusoidal insertion indices (Antonopoulos et al., 2009).
After blocking all the switches, an over-voltage is observed at the DC-bus, due to the two
charging currents in phase A. When all the limb currents drop to zero, and the energy stored in
all the limb inductors is dissipated, the DC-side voltage drops to the rectiﬁed AC-side voltage;
just as it can be observed when having a six-pulse diode rectiﬁer. These results conﬁrmed those
previously obtained in section 2.3 and 2.4.
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Figure 2.10 Photograph of the 3.25kVA experimental prototype
of a ﬁve-level MMC
2.6 Remedial Strategy
The solution for an over-voltage-free blocking sequence is to block the gating signal at zero-
crossing of each limb current. It is assumed that the converter is no longer following the
reference set by the controller and therefore limb current cannot be safely controlled to zero.
Figure2.12 shows the logic to be applied for each limb gating signal. "Pulse enable" comes
from the main controller. A value of 1 means that the cells from that limb are actively con-
trolled. A value of 0 indicates that the controller is blocking the gating signals, forcing all
gates to zero. If the logic detecting, the zero-crossing of the limb current, is inactive, the output
"Pulse blocking" would be equal to "Pulse enable". By adding the logic of zero-crossing, when
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Table 2.1 Experimental Setup Parameters
Grid parameters
Grid line-to-line voltage 125 V
Grid frequency 50 Hz
Line inductance 10 mH
Converter parameters
Apparent power 3.25 kVA
Line-to-line voltage 180 V
Line current 10 A
Number of cells per limb 5
Cell average voltage 80 V
Pole-to-pole rated dc-bus voltage 400 V
Cell capacitance 3.3 mF
Limb inductance 4.67 mH
Controller parameters
Control-loop step time 200 μs
Measurement sampling time 20 μs
"Pulse enable" becomes low, "Pulse blocking will stay high until the limb current crosses zero.
Figure 2.13 shows the timing diagram of the scheme.
As it is shown in ﬁgure 2.13, when "Pulse enable" becomes low, "Pulse blocking" stays high
and the converter is still being controlled, although limb currents are not completely responding
until "limb current" reaches zero. Doing so, each limb voltage is controlled until there is no
more energy stored in the limb inductance and therefore no DC over-voltage can result from
uncontrolled sub-module. When this scheme is applied to each limb, the blocking sequence
obtained is shown in ﬁgure 2.14. "Pulse enable" becomes low at 1.4545 s. The ﬁrst current
reaching zero is the one from the upper limb phase A within 1 ms after the blocking command,
followed by the lower limb phase C, 3 ms later. When one of the currents from the upper or
lower half of the converter reaches zero, the two remaining currents have the same value with
opposite polarity. Therefore the two remaining currents in the upper or in the lower half of
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Figure 2.12 Control scheme for a single limb to block at zero-crossing
the converter will cross zero at the same time. A total of 12 ms have elapsed for all currents
to reach zero and all the switches are turned OFF. During this time the DC bus voltage never
exceeds its rated value. It has been demonstrated that the converter comes to a complete stop
in a few milliseconds without any over-voltage that could be damaging to the converter.
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2.7 Conclusion
In the ﬁrst part of the paper, a potentially harmful over-voltage transient that could occurs
on MMC using HB-SM structure was identiﬁed. This transient has been studied by means of
analytical equations, real-time simulation and experimental validation. Following this analysis,
a remedial strategy based on zero-crossing detection of each limb current has been proposed
and tested to overcome this unwanted phenomena. This novel approach allows to reﬁne the
design of MMC converter devices rating as well as the inductance inner layer insulation, due
to the better understanding of the transient behaviour of the converter. Such transients should
also be taken into account in the protection coordination of a DC network.
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abstract
This paper proposes a new method to decouple and subdivide electrical circuits, containing
power electronics devices, in order to achieve fast and accurate real-time simulation. In this
method, each state variable can be discretized using different discretization methods. Com-
bining implicit and explicit ODE solvers, state-space equations are decoupled while remaining
accurate and stable. Unlike most traditional decoupling technique previously proposed, this
one does not require artiﬁcial delay or supplementary states to be added in order to decouple
the system. Furthermore, this technique is meant to be implemented with commercially avail-
able simulation software. Doing so, a large and complex circuit containing several hundreds of
state variables can be easily and accurately simulated with minor modiﬁcation to the existing
models. Finally, stability and accuracy of the proposed technique is thoroughly demonstrated
in a numerical example during steady state and under fault conditions.
3.1 Introduction
Nowadays, simulation is an essential development tool for researchers, engineers and practi-
tioners. The ever increases of time varying discrete system, containing disperse time constants
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and discontinuities, combined with system complexity has motivated and lead researchers to-
ward the development of fast and accurate real-time simulators. To achieve such a goal, con-
sidering complex power electronics topologies, accurate decoupling, resolution accuracy and
algorithm stability have become the ultimate goal to reach, especially in real-time simulation
applications. In the case of large power systems, propagation delays are often used for de-
coupling purposes using distributed parameters lines, also known as Bergeron’s line model
(Dommel, 1969; Jalili-Marandi et al., 2010; Watson and Arrillaga, 2003). This method cannot
be applied for shorter lines where propagation delays are smaller than simulation time-step,
as it is often the case when dealing with power system integrating power electronics devices
in HVDC, microgrids, renewable energy integration etc. In such case, Bergeron’s distributed
parameters line can still be used by forcing some of the parameters to obtain exactly one-time
step propagation delay. This results in adding shunt parasitic capacitors to an otherwise purely
inductive line; such a line is then referred as a stubline. (Hong et al., 2009; Watson and Ar-
rillaga, 2003; Wang et al., 2010). Another method for decoupling system is to add a delay on
slow varying states, such as a capacitor on a DC-BUS (Dufour and Belanger, 2004). However,
adding such unnatural delay can result in numerical instability of the system (Dufour and Be-
langer, 2004). In (Kato et al., 2014, 2013), a combination of implicit and explicit solvers
are used to eliminate these unnatural delays and reduce instability issues. Large circuits are
subdivided into smaller sub-circuits and discretized with Backward Euler while state between
each sub-circuits uses Forward Euler. At each simulation step, an iterative method is therefore
used, where the time-step may be reduced to ensure convergence of the decoupled systems.
Though, this technique gives acceptable results, such iterative approach cannot be applied to
real-time simulation because of its hard-time constraints. In (Benigni et al., 2014b), a com-
bination of a few state variables is used to decouple and subdivide the circuit into numerous
subsystems. Each major subsystem is solved using its own locally assigned solving method,
like Euler, Trapezoidal or even Runge-kutta. The coupling state-variables, used between the
sub-systems, are solved strictly with the trapezoidal method; they are also coupled to other
different sub-circuits with controlled sources and impedances. Once decoupled, a method to
study the complete system is given. The only drawback of the latter is the necessity of up-
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dating its equations at intermediate time-step. This naturally leads to decreasing by a factor
of two the effective time-step. Authors in (Tomim et al., 2010; Dufour et al., 2011b) propose
a similar two-step approach, where solutions for each sub-circuit is done individually using
either nodal approach or state-space modeling approach. Once solved, the Norton equivalent
of each sub-circuit is found, and a global solution is obtained through a nodal method. But like
the previous method, where intermediate steps were required, combined state-space, and nodal
solutions must be computed for each time-step. The new multi-solver method that is proposed
in this paper offers a single-step solution, where the coupling is achieved using multiple com-
ponents or state-variables, as reported in (Benigni et al., 2014b). Also, instead of using solely
an implicit solver, a combination of implicit and explicit solvers is used. Since the approach is
limited to a group of coupling states, the overall stability of the circuit can be veriﬁed easily,
as it is demonstrated with the proposed pole analysis method also presented. Furthermore, this
proposed method can be implemented in real-time simulation commercially available software
to enhance their performance.
This paper is divided as follow. In section 3.2, time and solvers constraints for real-time simu-
lation are presented. The proposed multi-solver technique, its implementation, and its stability
analysis are presented in section 3.3 ;it is then followed in section 3.4 by a numerical example
comparing the proposed method with classical ones. Finally, conclusions are drawn in section
3.5.
3.2 Time and solvers constraints of real-time simulation
Real-time simulation should not be mistaken with regular simulation. The main difference is
that real-time simulation needs to be synchronized with external-hardware; its execution time
must be deterministic. For this reason, ﬁxed-step solvers are used in real-time simulation where
no iterations are made and execution time remains the same for every time-step. In this section,
both simulation cycle and solvers of real-time application are presented.
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3.2.1 Deterministic simulation
In real-time simulation, each simulation step can be divided into three sections. First, signals
required for the simulation are sampled through analog or digital inputs. Secondly, one step of
simulation is executed, and new values are computed. Finally, newly computed values are sent
to the simulator’s outputs, where they are applied to external hardware. Figure 3.1 a) shows
the different actions needed for every time-step.
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Figure 3.1 Execution timeline of real-time simulation
a) using a single core b) using multi-core
A discretized system with a sampling time TS of 50 μs needs to execute the following three
steps: reading inputs, computing the model, and sending the outputs, within 50 μs. If this tim-
ing requirement cannot be met, then TS should be increased, reducing, therefore, the accuracy
and possibly the stability of the model. If TS cannot be increased, it is possible to divide the
computing of the model between several central processing units (CPU), as shown in ﬁgure 3.1
b). The same, above mentioned, three steps are applied to multi-core microprocessors. First
signals from different cores are acquired from shared-memory, simulation is computed, and
newly computed values are sent back to shared-memory. In ﬁgure 3.1 b), the process "Simula-
tion 2" can only use values from the previous step of "Simulation 1". This is only possible if
both processes are decoupled as it can be done with the method proposed in this paper.
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3.2.2 Numerical integration method
When looking at discretization of a continuous system, numerous integration methods are
nowadays available. Whichever family of solver is considered, one should remember that
numerical integration remains an approximation of (3.1).
s =
ln(z)
T
(3.1)
Where s is the Laplace operator, T is the integration time-step, and z is the discrete operator.
Equation (3.1) can be approximated with different methods such as Taylor’s series or Padé’s
approximation (Hartley et al., 1994; Wanner and Hairer, 1991). The more terms are kept from
the series, the smaller is the local truncation error (LTE). Keeping only one or two terms in the
series gives three of the most popular approximations in power system simulation, which are
Forward Euler (FE), trapezoidal (TR) and Backward Euler (BE) as shown in (3.2), (3.3) and
(3.4).
sFE =
1
T
(z−1) (3.2) sTR =
2
T
(
z−1
z+1
)
(3.3)
sBE =
1
T
(
z−1
z
)
(3.4)
Equations (3.5), (3.6) and (3.7) give LTE for each different solver.
LTEFE =
1
2
T 2x¨FE +O
(
T 3
)
(3.5)
LTETR =
1
6
T 3
...x TR+O
(
T 4
)
(3.6)
LTEBE =−12T
2x¨BE +O
(
T 3
)
(3.7)
Further discussions and numerical analysis can be found in (Najm, 2010); also special attention
should be drawn to the following observations. LTEFE has a positive value and FE is an under-
damped solver; meaning that steady-state regime takes more time to be reached. BE is known
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to be an over-damped solver, increasing its stability, and LTEBE has a negative value. Both
(3.5) and (3.7) have truncation errors of T 2 magnitude, with opposite sign. LTETR has a factor
of magnitude T 3, making TR the most accurate solver between those three as it has the smallest
LTE.
To discretize continuous state-space equations, the Laplace operator s, is replaced by an expres-
sion in z, like the one from (3.2), (3.3) or (3.4), from which discrete equations are obtained.
State-variable multiplied by z are isolated, and become future values or values at the next com-
putation step. This method is called the operational substitution (OS)(Hartley et al., 1994).
When using OS, every s are replaced by the same expression in z. In the next section, it will be
demonstrated that combining different solvers within one system can allow decoupling of its
state-variables.
3.3 Multi-solver method
The proposed method relies on two key elements. One is the operational substitution method
(OS); which allows for ﬂexible discretization of continuous system; and the other is the com-
plementarity of Backward and Forward Euler integration method, including their advantages
and ﬂaws. An introduction to multi-solver methods is ﬁrst presented followed by multi-solver
application to a larger system.
3.3.1 Introduction to multi-solver
In this paper, the term solver refers to the integration method used for discretization. The term
multi-solver (MS) refers to using different approximations for different state variables within
one system. This may seem counter-intuitive but by combining an explicit method, like FE, to
an implicit one, like BE, allows decoupling states from a system and resolving them in parallel.
Taking, for example, the second order state-space system with initial condition equal to zero in
(3.8). The continuous matrices Ac and Bc can be discretized using a multi-solver method. This
is done by ﬁrst rewriting each state-equation as an individual equation for x1 and x2. Then,
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Laplace operator s multiplying x1 and x2 is replaced by the expression in z from equation (3.2),
and (3.4), respectively; this will then be referred as an FEBE solver yielding (3.9) and (3.10)
⎡⎣ x1s
x2s
⎤⎦=
Ac︷ ︸︸ ︷⎡⎣ a11 a12
a21 a22
⎤⎦⎡⎣ x1
x2
⎤⎦+
Bc︷ ︸︸ ︷⎡⎣ b1
b2
⎤⎦u (3.8)
x1
z−1
T
= a11x1+a12x2+b1u (3.9)
x2
z−1
Tz
= a21x1+a22x2+b2u (3.10)
Using algebra, and both (3.9) and (3.10), state-variables multiplied by z are isolated, and equa-
tions (3.11) and (3.12) are obtained.
x1z = (Ta11+1)x1+(Ta12)x2+(Tb1)u (3.11)
x2z =−
(
T 2a21a11+Ta21
Ta22−1
)
x1−
(
T 2a21a12+1
Ta22−1
)
x2
−
(
T 2a21b1
Ta22−1
)
u−
(
Tb2
Ta22−1
)
uz
(3.12)
Equation (3.11), being an explicit solution, only needs the previous values of the system; there-
fore no z is found on the right side of the equation. In (3.12), there is now an input u multiplied
by z, which is inherent to implicit methods; outputs of the present step is computed based on
the input of the previous and present step. Equations (3.11) and (3.12) can now be simulated
in parallel, as shown in ﬁgure 3.1. Input u and (3.12) would need to be simulated on the same
core since the value of u at the present step is required to compute x2. As for (3.11), it can
be computed on a different core as it only needs values of x2 and u from the previous step. In
order to test stability through poles location, both equations need to be in the same state-space
matrix system. Equation (3.13) gives such a system where (3.11) and (3.12) are translated in a
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discrete state-space system using recurrent equations.
⎡⎣ x1n
x2n
⎤⎦=
Ad︷ ︸︸ ︷⎡⎣ Ta11+1 Ta12
−T 2a21a11+Ta21Ta22−1 −
T 2a21a12+1
Ta22−1
⎤⎦⎡⎣ x1n−1
x2n−1
⎤⎦
+
Bd1︷ ︸︸ ︷⎡⎣ Tb1
−T 2a21b1Ta22−1
⎤⎦un−1 +
Bd2︷ ︸︸ ︷⎡⎣ 0
− Tb2Ta22−1
⎤⎦un
(3.13)
Note that there is now two distinct input matrices in (3.13), Bd1 and Bd2. Throughout this
paper, matrices with subscript d1 indicate a discrete matrix which is multiplied by a vector of
values from the previous step. Likewise, d2 refers to a discrete matrix which is multiplied by
a vector of values available at the current step. In this example, the choice of the solver for x1
and x2 was done arbitrairily. In order to guide this choice of solvers, the LTE of the different
solver method can be used. LTE are based on the second or third derivative of a system. Those
derivatives are obtained by deriving state-space equation, as shown in (3.14).
X˙ = AX +BU → X¨ = AX˙ +
0︷︸︸︷
BU˙
X¨ = A(AX +BU) = AAX +ABU
(3.14)
The term U˙ is equal to zero, assuming that the dynamic of the input is relatively slow. Applying
(3.14) to (3.13), expressions for x¨1 and x¨2 are found. These expressions are functions of x1, x2,
and u. Although they cannot be fully evaluated, because x1, x2, and u are time variant, therefore
a general idea of how they evolve is obtained. When an FEBE solver is used, the resulting LTE
would be a combination of (3.5) and (3.7) yielding (3.15).
LTEFEBE =
1
2
T 2 (x¨FE − x¨BE)+O
(
T 3
)
(3.15)
In such case, if x¨FE is in the same range than x¨BE , they are canceling each other resulting in
a smaller LTE. In section 3.2, it was mentioned that BE is an over-damp solver and its LTE
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has a negative term. Therefore, if x¨1 and x¨2 are not in the same range, the state variable with
the largest derivative should discretize with BE. Naturally, unless simulations are made, x¨1 and
x¨2 remain approximation. The latter gives sufﬁcient information to make an inform decision
on the most appropriate solvers to be applied. In the following section, the most appropriate
state-variables used to apply the proposed decoupling technic is discussed.
3.3.2 Testing stability of multi-solver method applied to large network
This method can easily be applied for small system, but applying it to very large one would
take lots of effort, and most likely lead to numerous mistakes. Using commercial simulation
software (Ourari et al., 2007; Paré et al., 2003; Mahseredjian et al., 2007), very large circuits
can be implemented using larger component libraries or even solver with higher accuracy (Du-
four et al., 2003a) while minimizing the possibility of errors. The proposed method is meant to
be applied only to a few state variables from a larger system. The point chosen for decoupling
should have as little interaction as possible with other state variables; also referred to as lightly
coupled state-variables. Transmission lines are coupled to network only at their ends, and state
variables within the line have little to no interaction with the aforementioned network. There-
fore, transmission lines, or other components alike, are often the best location to decouple a
system; allowing large networks to be subdivided in smaller one. For instance, network 1
and network 2 shown in ﬁgure 3.2 can be two very large systems coupled through transmission
lines, with the state-space equations given by (3.16).
Transmission
Lines
Network 2Network 1
Figure 3.2 Example of two networks coupled
with a transmission lines
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⎡⎢⎢⎢⎢⎣
X1s
XT s
X2s
⎤⎥⎥⎥⎥⎦=
Ac︷ ︸︸ ︷⎡⎢⎢⎢⎢⎣
Ac1 A
c
1T 0
AcT1 A
c
T A
c
T2
0 Ac2T A
c
2
⎤⎥⎥⎥⎥⎦
⎡⎢⎢⎢⎢⎣
X1
XT
X2
⎤⎥⎥⎥⎥⎦+
Bc︷ ︸︸ ︷⎡⎢⎢⎢⎢⎣
Bc1 0
0 0
0 Bc2
⎤⎥⎥⎥⎥⎦
⎡⎢⎣ U1
U2
⎤⎥⎦ (3.16)
In (3.16), state-space matrix Ac contains both networks and the transmission lines as shown
ﬁgure 3.2. X1, XT , and X2 are vectors containing state-variables belong exclusively to the
network 1, transmission lines and network 2 receptively. States from X1 are only coupled to
X2 through the transmission lines, therefore states from X1 are not directly dependent from
the one of X2, and vice and versa. Matrix Ac can be subdivided in smaller matrices where
Ac1 and A
c
2 are the state-space matrices of network 1 and network 2 and A
c
T is the one of the
transmission lines. Bc1 and B
c
2 in matrix B
c are the inputs applied to the network 1 and network
2. Sub-matrices Ac1T , A
c
2T , A
c
T1 and A
c
T2 are coupling A
c
1, A
c
T and A
c
2 together. Now (3.16) can be
divided in three sets of equations that can be discretized using various solvers. Values in (3.17)
and (3.19) are obtained from commercially available software using their own solvers, and the
proposed method is used to obtain (3.18). Equations (3.17) to (3.19) are under a generalized
form, according to the choice of solver, some of their matrices might be sparse.
X1n = A
d1
1 X1n−1 +A
d1
1TXTn−1 +A
d2
1TXTn +B
d1
1 U1n−1 +B
d2
1 U1n (3.17)
XTn = A
d1
T XTn−1 +
[
Ad1T1 A
d1
T2
]⎡⎣ X1n−1
X2n−1
⎤⎦+[ Ad2T1 Ad2T2 ]
⎡⎣ X1n
X2n
⎤⎦ (3.18)
X2n = A
d1
2 X2n−1 +A
d1
2TXTn−1 +A
d2
2TXTn +B
d1
2 U2n−1 +B
d2
2 U2n (3.19)
Since the system has been divided in three sub-systems, state-variables belonging to external
sub-systems are now seen as inputs. When implicit solvers are used, those states not only
require values of the previous step but also values at the present one. This results in yielding
matrices Ad21T , A
d2
T1, A
d2
T2, A
d2
2T , B
d2
1 , and B
d2
2 . The whole discrete system is now given by (3.20)
which becomes (3.21) once Xn has been isolated. Stability of the discretized and decoupled
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system can now be studied using poles location representation obtained from (3.21).
Xn︷ ︸︸ ︷⎡⎢⎢⎢⎢⎣
X1n
XTn
X2n
⎤⎥⎥⎥⎥⎦=
Ad1︷ ︸︸ ︷⎡⎢⎢⎢⎢⎣
Ad11 A
d1
1T 0
Ad1T1 A
d1
T A
d1
T2
0 Ad12T A
d1
2
⎤⎥⎥⎥⎥⎦
Xn−1︷ ︸︸ ︷⎡⎢⎢⎢⎢⎣
X1n−1
XTn−1
X2n−1
⎤⎥⎥⎥⎥⎦+
Ad2︷ ︸︸ ︷⎡⎢⎢⎢⎢⎣
0 Ad21T 0
Ad2T1 0 A
d2
T2
0 Ad22T 0
⎤⎥⎥⎥⎥⎦
Xn︷ ︸︸ ︷⎡⎢⎢⎢⎢⎣
X1n
XTn
X2n
⎤⎥⎥⎥⎥⎦
+
Bd1︷ ︸︸ ︷⎡⎢⎢⎢⎢⎣
Bd11 0
0 0
0 Bd12
⎤⎥⎥⎥⎥⎦
⎡⎢⎣ U1n−1
U2n−1
⎤⎥⎦+
Bd2︷ ︸︸ ︷⎡⎢⎢⎢⎢⎣
Bd21 0
0 0
0 Bd22
⎤⎥⎥⎥⎥⎦
⎡⎢⎣ U1n
U2n
⎤⎥⎦
(3.20)
Xn = Ad1Xn−1+Ad2Xn+Bd1Un−1+Bd2Un
=
(
I−Ad2
)−1
Ad1︸ ︷︷ ︸
Poles of the system
Xn−1+
(
I−Ad2)−1Bd1Un−1+ (I−Ad2)−1Bd2Un (3.21)
Poles from the discretized decoupled system can be compared with the one of the continuous
coupled system in (3.16). To do so, z in (3.1) needs to be isolated, and s needs to be substituted
by the continuous poles of the reference system, λ re fs , to obtained the reference poles, λ re fz , as
shown in (3.22).
λ re fz = e
λ re fs T (3.22)
If the poles of the decoupled system are within the unity circle, the model is stable. If they
have the same value as the poles λ re fz , found with (3.22), then the decoupled system is also
accurate. By referring to (Kato et al., 2014, 2013; Hong et al., 2009) only the stability of each
individual sub-system could be tested with regards to the global system, whereas using (3.21),
the stability of the whole system can be studied. Moreover, values from (3.17) and (3.19) are
only required to test the stability of the decoupled model. Finally, in order to implement the
proposed method, only the values from (3.18) are required.
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3.3.3 Applying multi-solver method to large network
State-variables from (3.18) are integrated to dedicated simulation tools using companion model
(Johnson, 2003b,a). This method consists in representing a circuit by a controlled source and
equivalent impedance, as shown in ﬁgure 3.3. For explanation purposes, let (3.18) takes the
 	
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Figure 3.3 Companion model a) using equivalent current source
b) using equivalent voltage source
following form (3.23). Vector XT has a minimum of two state variables, but could be wider.
Vectors X1n−1 , XTn−1 and X2n−1 are known at the beginning of the time-step, while X1n , XTn and
X2n need to be solved simultaneously.
XTn︷ ︸︸ ︷⎡⎢⎢⎢⎢⎣
in
...
vn
⎤⎥⎥⎥⎥⎦= Ad1T
XTn−1︷ ︸︸ ︷⎡⎢⎢⎢⎢⎣
in−1
...
vn−1
⎤⎥⎥⎥⎥⎦+
[
Ad2T1 A
d2
T2
]
︷ ︸︸ ︷⎡⎢⎢⎢⎢⎣
0 a11d2T1 0 0
...
...
...
...
0 0 a22d2T2 0
⎤⎥⎥⎥⎥⎦
[
X1n X2n
]T
︷ ︸︸ ︷⎡⎢⎢⎢⎢⎢⎢⎢⎣
...
vSn
iSn
...
⎤⎥⎥⎥⎥⎥⎥⎥⎦
+
[
Ad1T1 A
d1
T2
]⎡⎣ X1n−1
X2n−1
⎤⎦
(3.23)
It is important to note that the sparsity of the combine submatrices Ad2T1 and A
d2
T2 is obtained by
choosing an appropriate decoupling point. The equation for state-variable in can be rewritten
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in (3.24) to be applied to the companion model of ﬁgure 3.3 a).
in =
i1n−1︷ ︸︸ ︷
Ad1 (in, :)Xn−1+
1
Req︷ ︸︸ ︷
a11d2T1 vSn (3.24)
The same scheme is applied to vn in (3.25) which applies to companion model of ﬁgure 3.3 b).
vn =
v1n−1︷ ︸︸ ︷
Ad1 (vn, :)Xn−1+
Req︷ ︸︸ ︷
a22d2T2 iSn (3.25)
Values found in matrices Ad2T1 and A
d2
T2 are either resistance or conductance according to the
companion model used. In regards to parallel computing, in can be solved simultaneously
with vSn on one core, while vn is computed on a different core with iSn . This is possible since
only values from the previous step (n-1) are needed from state-variables of different cores.
Application of this method will be further demonstrated by the example presented in next the
section.
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Figure 3.4 Grid connected inverter circuit with LCL ﬁlter
3.4 Numerical example
In this section, an example shows that the proposed method remains accurate even when the
coupling is done with a non-linear time-varying system having power electronics converter.
Using poles location analysis, the performance of the decoupling technique can be forecast
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before running any simulation. Simulation results are obtained using Matlab/Simulink and
SimPowerSystems (SPS) toolbox. Figure 3.4 shows an inverter feeding an RC load is decou-
pled from the grid using an LCL ﬁlter. Parameters for simulation of the ﬁlter were taken from
(Twining and Holmes, 2003) and are given in table 3.1. State-space equations of the coupled
system are given by (3.26).
Table 3.1 Simulation parameters of the circuit
Nominal voltage 100 V
Rated power 5 kVA
C1 2 mF
R 5 Ω
L1 3.5 mH
R1 0.10 Ω
C2 15 μF
L2 1.5 mH
R2 0.05 Ω
Switching frequency 5 kHz
Sampling time 10 μs
⎡⎢⎢⎢⎢⎢⎢⎢⎣
vC1s
iL1s
vC2s
iL2s
⎤⎥⎥⎥⎥⎥⎥⎥⎦
=
⎡⎢⎢⎢⎢⎢⎢⎢⎣
−1
RC1
−d
C1 0 0
d
L1
−R1
L1
1
L1 0
0 1C2 0
−1
C2
0 0 1L2
−R2
L2
⎤⎥⎥⎥⎥⎥⎥⎥⎦
⎡⎢⎢⎢⎢⎢⎢⎢⎣
vC1
iL1
vC2
iL2
⎤⎥⎥⎥⎥⎥⎥⎥⎦
+
⎡⎢⎢⎢⎢⎢⎢⎢⎣
0
0
0
−1
L2
⎤⎥⎥⎥⎥⎥⎥⎥⎦
VS (3.26)
According to the modulation technique applied to the inverter, the variable d can either be −1,
0, or 1. In this example, state variables obtained from L1 and C2 are used for decoupling the
inverter from the AC network. To choose the appropriate solver, (3.14) is applied to (3.26),
using nominal RMS values for the state variables and the inputVS. This test has shown that v¨C2
has the largest values; therefore BE and FE should be used to discretize vC2 and iL1 respectively.
The trapezoidal method is used for the remaining state variables, vC1, and iL2. As it can be
seen in ﬁgure 3.4, the circuit has been divided in three sub-circuits like it was done in ﬁgure 3.2.
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Network 1 is represented by R, C1, and the inverter, network 2 is R2, L2, and the AC grid, and
the transmission lines are the components R1, L1, and C2. Once discretized, equation (3.26)
gives (3.27), (3.28), and (3.29), corresponding to discrete equations of network 1, transmission
lines, and network 2. The corresponding matrices from (3.20) are identiﬁed in equations (3.27)
to (3.29), and will be used to compute for poles location of the newly decoupled system.
vC1n =
Ad11︷ ︸︸ ︷
0.9990vC1n−1 +
Ad11T︷ ︸︸ ︷[
−0.0025d 0
]⎡⎣ iL1n−1
vC2n−1
⎤⎦+
Ad21T︷ ︸︸ ︷[
−0.0025d 0
]⎡⎣ iL1n
vC2n
⎤⎦ (3.27)
⎡⎣ iL1n
vC2n
⎤⎦=
Ad1T︷ ︸︸ ︷⎡⎣ 0.9997 −0.0029
0.6665 0.9981
⎤⎦⎡⎣ iL1n−1
vC2n−1
⎤⎦
+
Ad1T1︷ ︸︸ ︷⎡⎣ 0.0029d
0.0019d
⎤⎦vC1n−1 +
Ad2T2︷ ︸︸ ︷⎡⎣ 0
−0.6667
⎤⎦ iL2n
(3.28)
iL2n =
Ad12︷ ︸︸ ︷
0.9997 iL2n−1 +
Ad12T︷ ︸︸ ︷[
0 0.0033
]⎡⎣ iL1n−1
vC2n−1
⎤⎦+
Ad22T︷ ︸︸ ︷[
0 0.0033
]⎡⎣ iL1n
vC2n
⎤⎦− B
d1
2︷ ︸︸ ︷
0.0033VSn−1 −
Bd22︷ ︸︸ ︷
0.0033VSn
(3.29)
Equations (3.27) and (3.29) are obtained using TR, an implicit solver, which explains the need
for not only inputs from the previous step (n-1) but also the current step (n). Nevertheless, both
equations can be executed in parallel since one of the state variable from (3.28), iL1, only needs
values of the previous step to be computed. Equations from network 1 and iL1 are simulated
on one core, and network 2 and vc2 are simulated on a different core. Figure 3.5 a) shows the
companion model used to couple iL1 to the inverter, and ﬁgure 3.5 b) the one coupling vC2 to
iL2. There is no Req in ﬁgure 3.5 a) since iL1 only depends on previous values. The value
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Figure 3.5 a) Companion model coupling iL1 to the inverter
b) companion model coupling vC2 to iL2
of Req in ﬁgure 3.5 b) can be found in matrix Ad2T2. Network 1 and network 2 are now fully
decoupled, and can be simulated in parallel.
Furthermore, by applying (3.21) to the results obtained from (3.27) to (3.29) state-space matrix
of the decoupled system is obtained in (3.30).
Ad =
(
I−Ad2)−1Ad1
Ad =
⎡⎢⎢⎢⎢⎢⎢⎢⎣
0.9990 0.0050 −0.0000 0
−0.0029 0.9997 −0.0029 0
0 0.3330 0.9978 −0.6658
0 0.0011 0.0067 0.9974
⎤⎥⎥⎥⎥⎥⎥⎥⎦
(3.30)
To demonstrate advantages from this new method, it is compared with two different approaches.
For all cases, the objective remains to isolate the inverter from the AC grid. Values of the four
state-variable,vC1, iL1, vC2 and iL2 are used to determine the accuracy of the different methods
under test. An open-loop control is used to ensure that errors inherent to the discretization
methods are not compensated by a controller. The three following implementations are studied
and compared to a reference obtained without any decoupling:
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• Case 1: The proposed method;
• Case 2: Replacing L1 by a stubline;
• Case 3: Replacing C2 by a stubline.
Before running simulations, poles of the different methods are obtained and shown in table 3.2.
Reference poles are obtained using (3.22) on (3.26). Cases 2 and 3 have an extra pole because
of the stubline. As it was mentioned in the introduction, stubline adds parasitic state-variable
to the circuit. This parasitic state-variable usually yields a pole near -1 on the unitary circle.
Fast oscillations are expected in case 2 and 3 because λ5 is located near -1. Nonetheless, all
the poles are within the unity circle ensuring, therefore, global system stability. Although,
poles location gives information on system stability, it gives no information on the accuracy of
the model. By comparing the poles from the different cases and the ones from the reference
informs the user on the accuracy of the system. In this example, all poles are almost identical,
and therefore very similar results are expected. Besides the extra pole from case 2 and 3, the
only noticeable difference is for λ1,2 of case 1. Its real part is slightly smaller than the reference
pole, which means that this pole is more damped for case 1; due to the use of BE solver. Based
Table 3.2 Poles for different methods
λ 1,2 λ 3,4 λ 5
Ref
0.9967 ±
i0.0796
0.9993 ±
i0.0031 -
Case 1
0.9956 ±
i0.0795
0.9993 ±
i0.0031 -
Case 2
0.9967 ±
i0.0796
0.9993 ±
i0.0031 -0.9997
Case 3
0.9967 ±
i0.0796
0.9993 ±
i0.0031 -0.9999
on poles location analysis, simulation results for all three cases should be very similar, except
for the possibility of fast oscillation in cases 2 and 3. Also steady-state should be reached
faster in case 1. In the simulation, phase and amplitude of the modulating signal are adjusted
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to achieve nominal power injected to the DC load. For each state variable observed,vC1, iL1,
vC2 and iL2, the relative error between the reference simulation and each case is calculated.
Figure 3.6 a) and ﬁgure 3.7 a) show results for vC1 and iL2; curves for the different cases are
superimposed. Their relative error for all three cases is less than 1%, as shown in ﬁgure 3.6 b)
and ﬁgure 3.7 b). This can be explained by the fact that the same solver, TR, was used for all
three cases.
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Figure 3.6 a) Current vC1 for the reference and the three methods
b) relative errors of vC1 for cases 1 to 3
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Figure 3.7 a) Current iL2 for the reference and the three methods
b) relative errors of iL2 for cases 1 to 3
Figure 3.8 a) shows iL1 for the different method and ﬁgure 3.8 b) the relative error for each
method. The maximum relative error is obtained with the method from case 2 with a peak value
of 3%, as for case 1 and 3 a peak value of 1% and 0.1% are respectively obtained. Furthermore,
results from case 2 are highly oscillating, which is due to the stubline. Numerical oscillation
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Figure 3.8 a) Current iL1 for the reference and the three methods
b) relative errors of iL1 for cases 1 to 3
observed for case 2 on iL1 can now be observed for case 3 on vC2 in ﬁgure 3.9. Because of
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Figure 3.9 a) Voltage vC2 for the reference and the three methods
b) relative errors of vC2 for cases 1 to 3
those numerical oscillations, the relative error now reaches 35% for case 3, when peak relative
errors for case 1 and 2 are only 5% and 2%. From the three implementation methods used, one
can observe that the proposed method offers the smallest relative errors.
Now simulation results during transient will be studied by applying a short-circuit at C2 which
last half a cycle . Figure 3.10 a) shows iL1 for all three cases and ﬁgure 3.10 b) shows their
relative error to the reference. When looking at the relative error, the relative error, the latter
seems much larger for the proposed method; because the BE solver was used. Since the system
is more damped, steady state is reached faster for the proposed method. This can easily be
observed on vC2 in ﬁgure 3.11 a). After the fault, vC2 of case 1 returns to a steady state in one
cycle. After a few cycles, steady state is reached by the other methods and relative errors return
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Figure 3.10 a) Current iL1 during fault for the reference and the three methods
b) relative errors of iL1 during fault for cases 1 to 3
to their value, as shown in ﬁgure 3.11 b). This example has demonstrated the accuracy of the
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Figure 3.11 a) Voltage vC2 during fault for the reference and the three methods
b) relative errors of vC2 during fault for cases 1 to 3
proposed method even for a non-linear system. Unlike the stubline, no parasitic states are added
and, therefore, the proposed method does not suffer from numerical oscillation. Stability and
accuracy of the proposed method have been demonstrated through simulation results and poles
location analysis. Studying the poles of the system allows identifying every possible pole, even
those who might not be excited in every simulation scenarios. Furthermore, knowing the exact
reference pole location, using (3.22), accuracy of the different methods can be compared. Also,
one must keep in mind that when the main goal of decoupling the circuit is to achieve real-time
simulation capability, a relative error of 5% is considered well within acceptable range for such
application (Blanchette et al., 2012; Grégoire et al., 2014a).
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3.5 Conclusion
In this paper, a decoupling technique suitable for circuit simulation containing power elec-
tronic switches was presented. The proposed technique is proven most useful in real-time
simulation application, where faster-parallel computing with high precision and stable simu-
lation is required. It can also be applied to commercially available software. The impact of
the decoupling technique can be evaluated through poles analysis even though part of the cir-
cuit is discretized by third party software. Although the choice of solvers and the location of
decoupling still needs human intervention, using the clear rules given on how to apply the de-
coupling technique, automatization of the method can be easily achieved removing any human
interaction. This method could also be used in hardware-in-the-loop (HIL) and power-HIL
(PHIL) simulation where decoupling is needed between the simulated model and the physi-
cal hardware. Future work will aim at applying this method for multi-rate systems, where the
integration time-step may vary between different states which constitute great challenges in
nowadays real-time simulations of complex systems.
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abstract
This paper presents a new real time simulation method to demonstrate the stability and accu-
racy of a discretized power circuits containing power electronics devices with multiple sam-
pling rates. In single-rate simulation, the discretized system is stable when its discrete poles
are within the unitary circle. When using multi-rate solvers, one or many state-variables are
discretized with different sampling rates; therefore the system’s equations cannot be uniﬁed in
a single state-space matrix where pole analysis is applied. Therefore, a formal mathematical
analysis is introduced to demonstrate the stability of multi-rate real time simulation is pro-
posed. Every state variables of a system, regardless of their discretization time step are found
in a single matrix. Classical pole analyses are thereafter used to test stability. The method
is generalized, and can be applied to any multi-rate simulation circuits. Finally, the proposed
method is demonstrated and supported with a numerical example based on a micro grid device
using static compensator. The proposed method was found accurate and reliable.
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4.1 Introduction
Over the last decade, simulation has became an essential development tool for engineers and
researchers. More so, real-time simulation can now replace expensive downscale prototype that
had to be build for every new test conﬁguration. Driven by this keen interest, real-time simu-
lator technology has became more powerful, and their simulation time-step have been reduced
drastically ensuring higher accuracy. Dealing with complex systems containing very large and
very small time constants, the use of multi-rate (MR) simulation solvers have been proposed
(Benigni et al., 2014a; Benigni and Monti, 2014a; Matar et al., 2004; Inaba et al., 2011). MR
solvers can reduce computation burden of stiff systems, by using the most appropriate step-size;
usually small for fast system dynamics whereas large time-step is chosen for slow dynamics.
When it comes to simulation of power electronic converters, one can also choose a very small
time-step to achieve higher accuracy on gate signals of power electronic switches. During
such implementation, MR solvers can be used for simulation over different platforms, like
a combination of microprocessor (CPU) and Field Programmable Gate Array (FPGA)(Saad
et al., 2015a; Grégoire et al., 2014b). In this case, slower dynamics are simulated on CPU
with a larger time-step, from 10 to 50 microseconds (μs); Whereas faster dynamics and gating
signals are done on FPGA with time-step between 100 to 500 nanoseconds (mn). Although
obtained results may be convincing (Saad et al., 2015a; Grégoire et al., 2014b; Belanger et al.,
2013; Li et al., 2014a; Inaba et al., 2011), they often lack of numerical demonstrations, espe-
cially when it comes to numerical stability. Without such proof, various simulations scenario
must be run to validate the implementation. Those numerous tests are meant to ensure system
stability for all operating conditions, and that every single poles, which are unknown, can be
excited without resulting into numerical instability.
MR solver and demonstration of their stability can be found in the literature. For example, to
some extend, Runge-Kutta (Rice, 1960) can be consider a MR solver. Sub-step, inherent to
Runge-Kutta, allows to solve parts of the circuit with smaller step-size. Furthermore, stability
and local truncation error of those technique are well known (Butcher, 1987). These methods
indeed increase accuracy of faster states, but would not take into consideration fast switching
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event on power electronic devices. Since inputs are only updated at large time-step, fast inputs,
such as gating signals of power switches, remain constant over one large time-step in Runge-
Kutta solver, which does not increase accuracy. In (Pekarek et al., 2004), authors proposed a
MR solver where fast inputs can be sampled with accuracy. Long term stability from (Pekarek
et al., 2004) was demonstrated using the method proposed in (Gautschi, 1997), but no explicit
information on simulation accuracy was obtained. Therefore, authors used a variable-step
solver where accuracy is veriﬁed at the end of each time-step, and sampling time is modiﬁed
when required. Such implementation is naturally not suitable for real-time simulation as the
execution time is a non-deterministic one. In (McLaren et al., 1992; Marti and Linares, 1994;
Moreira et al., 2006), authors raise the same concerns in regards to the uselessness of iterative
solver for real-time simulation. A good contribution on the subject has been made in (Mor-
eira et al., 2006), where extensive literature review of MR simulation is presented. Detailed
implementation for MR technique was proposed, accuracy of the method is shown through
simulation results, but once again it lacks numerical demonstration. Demonstrating stability
based on simulation results raise two problems. The ﬁrst one deals with generating reference
simulations of the circuit validating the model; those references are often obtained using ei-
ther a very small time-step or various-step solver, which in both cases is very time consuming.
Secondly, despite having reference simulations made, it is nearly impossible to ensure that
for some cases, not considered by the reference model, accuracy and stability is preserved.
In this paper a generic method to test stability based on poles location of MR system is pro-
posed. State-variable equations, discretized with various sampling time, are linearized around
the smallest sampling rate. The different state-variables are then uniﬁed in a single state-space
matrix system. Eigenvalues of the MR system are identiﬁed and are compared to the one of
a continuous system, giving information on both numerical stability and accuracy achieved.
Moreover, by comparing poles location of the MR system to the continuous one, the most ap-
propriate time-step for each state-variables can be found without any simulation. Presented
in its general form, the proposed method can be applied to any MR implementation, and its
effectiveness is demonstrated through numerical example.
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This paper is organised as follows. Section 4.2 deﬁnes MR system and proposes a linearization
method. Once linearized, poles location analysis is applied. Numerical implementation of
the method is given in section 4.3. Accuracy for different MR discretization methods are
studied, from which the most appropriate sampling time have been chosen, in section 4.3.
Simulation results conﬁrming optimal time-step selection are shown in section 4.3.1, followed
by a conclusion in section 4.4.
4.2 Mutli-rate simulation
In this paper, the term multi-rate (MR) simulation refers to using different time-steps/sampling
times to compute different state-variables within a system. Time-steps chosen in MR solvers
remain constant over the whole simulation duration. Variable-step solvers, unlike MR solves,
only use one time-step for every state-variables, and the latter can vary during the simulation,
MR solvers are proven most useful for stiff systems, which are characterized by very large
and very small time constants; each state-variable uses the most appropriate time-step to avoid
unnecessary computation time. Another good candidate for MR simulations are power elec-
tronic circuits found in larger power system applications. Smaller time-steps are used to ensure
accuracy on gating signals as well as snubber circuits of the power switches. Using the same
sampling time for slow varying states leads to unnecessary large computation time. It is there-
fore common practice to use large time-steps for the slow-varying states, and small time-steps
for fast one. The state-variables, who have the same sampling time, are regrouped in sub-
system according to their dynamics. The slow dynamic sub-systems would have a time-step of
ΔT while the fast one have a time-step of Δt. It should be noted that ΔT does not have to be
an integer of Δt. Also, there is no mathematical limitation to the number of different sampling
time to use, other than the complexity which is inherent to its implementation.
In MR simulation, from the point of view of the fast dynamic sub-system, state-variables are
updated at every computational steps, while state-variables from the slow dynamic sub-system
remain constant for a duration equal to the large time-step (Inaba et al., 2011; Li et al., 2014a).
Figure 4.1 shows a function integrated with two different sampling rates, where ΔT is equal
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to 2.5Δt. From the fastest sub-system point of view, it appears that the slow variable has
discontinuity; it changes only once every two Δt steps. If such a behaviour can be obtained
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ΔT
Δt
Figure 4.1 Signal integrated with two different sampling rates
with a state-space matrix representation, then classic poles analysis could be used.
4.2.1 Proposed state-space matrix representation
The proposed state-space matrix representation is used to combine two, or more, sampling
time from one system in a uniﬁed matrix representation. In order to achieve such behaviour,
a nonlinear system, where state-variables may remain constant is required. First, let’s deﬁne a
system where every state-variables are updated as shown in equation (4.1).
⎡⎣ XSn
XFn
⎤⎦=
⎡⎣ AS ASF
AFS AF
⎤⎦⎡⎣ XSn−1
XFn−1
⎤⎦+
⎡⎣ BS
BF
⎤⎦Un (4.1)
In (4.1), the state vector is divided in two vectors, XS and XF , containing respectively the slow
and the fast dynamic state-variables. The A matrix is divided in sub-matrices AS, AF , ASF and
AFS. AS and AF only contain values from diagonal of the slow and fast system, while ASF and
AFS contain values coupling the different state-variables.
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In the case where the slow dynamic state-variables XS remain constant, the system is deﬁned
by (4.2) ⎡⎣ XSn
XFn
⎤⎦=
⎡⎣ 1 0
AFS AF
⎤⎦⎡⎣ XSn−1
XFn−1
⎤⎦+
⎡⎣ 0
BF
⎤⎦Un (4.2)
Using (4.2), states from vector XF are evolving, while the one from XS are equal to their previ-
ous values. During simulation, (4.2) is used for every small time-step of Δt, and it is replaced
by (4.1) once every ΔT . By combining (4.1) and (4.2), the discrete nonlinear system (4.3) is
obtained. In (4.3), the variable varrho (ρ) is introduced so that (4.1) or (4.2) can be obtained.
When ρ equals 1, the matrices are equal the one of (4.1), and both XSn and XFn are updated.
When ρ is equal to 0, the matrices are equal to (4.2); therefore, XSn remains constant and only
XFn is updated.
⎡⎣ XSn
XFn
⎤⎦=
⎡⎣ ρAS+(I−ρ) ρASF
AFS AF
⎤⎦⎡⎣ XSn−1
XFn−1
⎤⎦+
⎡⎣ ρBS
BF
⎤⎦Un (4.3)
Equation (4.3) can be qualiﬁed as nonlinear since its outputs are not only proportional to its
inputs but also to the time-varying variable ρ . Methods to verify the stability and poles loca-
tion of circuit containing nonlinearity have been used for a long time. In the case of power
converter, a small signal equivalent circuit (Erickson and Maksimovic, 2001) can be obtained
to identify the dynamic of the system around its operating points. This method requires the
continuous system and cannot be applied to (4.3) as it is a discrete system. In (Shortt and Lee,
1983), authors have linearized discrete system with power switches for a speciﬁc duty cycle, or
operating point. This method can be applied to (4.3) where ρ is used in order to linearize the
system around one operating point. In (4.3), ρ will have a value of 1 during Δt and is equal to 0
otherwise, for a period of ΔT ,. The ratio between Δt and ΔT remains constant for the duration
of the simulation. The operating point used to linearize ρ is given by (4.4).
ρ¯ =
Δt
ΔT
(4.4)
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Without loss of generality, transformation matrix Mρ of (4.5) can be used to linearize a multi-
rate matrix (MR) to a a single-rate (SR) one, as shown in (4.6).
Mρ =
⎡⎣ ρ¯ 0
0 I
⎤⎦ (4.5)
ASingle-Rate = Mρ
AMulti-Rate︷ ︸︸ ︷⎡⎣ AS ASF
AFS AF
⎤⎦+I−Mρ
BSingle-Rate = Mρ
BMulti−Rate︷ ︸︸ ︷⎡⎣ BS
BF
⎤⎦
(4.6)
With the matrix ASingle-Rate now linearized, as if only Δt was used, classic poles location anal-
ysis can be performed.
In (4.3), state-variables are used directly between fast and slow sub-system. In some MR
algorithm, average and extrapolated values of the different state-variables are used (Benigni
et al., 2014a); in such a case, state-variables used between fast and slow systems need to be
altered. For example, the average value of a fast state to be used in a slower one. The average
of XF over ΔT can be calculated using (4.7).
X˜F (t+ΔT ) =
ρ¯︷︸︸︷
Δt
ΔT
ΔT
∑
i = 0,Δt,
2Δt, ...
XF (t+ i) (4.7)
X˜F is then added to the state-space of the system. As it was previously explained, two distinct
equations are therefore required, whether only state-variables of XF , or the one of both XF
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and XS are being updated. Equation (4.8) is used when all state-variables of the system are
evolving, and (4.9) is used when only the fast one are being updated.
⎡⎢⎢⎢⎢⎣
XSn
X˜Fn
XFn
⎤⎥⎥⎥⎥⎦=
⎡⎢⎢⎢⎢⎣
AS ASF 0
ρ¯AFS 0 ρ¯AF
AFS 0 AF
⎤⎥⎥⎥⎥⎦
⎡⎢⎢⎢⎢⎣
XSn−1
X˜Fn−1
XFn−1
⎤⎥⎥⎥⎥⎦+
⎡⎢⎢⎢⎢⎣
BS
ρ¯BF
BF
⎤⎥⎥⎥⎥⎦Un (4.8)
⎡⎢⎢⎢⎢⎣
XSn
X˜Fn
XFn
⎤⎥⎥⎥⎥⎦=
⎡⎢⎢⎢⎢⎣
1 0 0
ρ¯AFS 1 ρ¯AF
AFS 0 AF
⎤⎥⎥⎥⎥⎦
⎡⎢⎢⎢⎢⎣
XSn−1
X˜Fn−1
XFn−1
⎤⎥⎥⎥⎥⎦+
⎡⎢⎢⎢⎢⎣
0
ρ¯BF
BF
⎤⎥⎥⎥⎥⎦Un (4.9)
Combining (4.8) and (4.9) yields equation (4.10). This equation can be linearized and used for
poles location analysis while taking into account the averaging of the fastest state-variables.⎡⎢⎢⎢⎢⎣
XSn
X˜Fn
XFn
⎤⎥⎥⎥⎥⎦=
⎡⎢⎢⎢⎢⎣
ρ¯AS+(I− ρ¯) ρ¯ASF 0
ρ¯AFS I− ρ¯ ρ¯AF
AFS 0 AF
⎤⎥⎥⎥⎥⎦
⎡⎢⎢⎢⎢⎣
XSn−1
X˜Fn−1
XFn−1
⎤⎥⎥⎥⎥⎦+
⎡⎢⎢⎢⎢⎣
ρ¯BS
ρ¯BF
BF
⎤⎥⎥⎥⎥⎦Un (4.10)
This demonstrates how fast state-variables average value is computed and communicated to
the slower sub-system. Similar schemes can be implemented for different communication
approach, or MR algorithm. Consequently, once linearized with ρ¯ , system stability can be
veriﬁed as well as the dynamic of the multi-rate system, including the coupling method between
the slow and the fast sub-system. A numerical example of the proposed method is presented in
the following section.
4.3 Numerical example
In this section, the study of a three-buses microgrid power system, with a STATCOM connected
through an LCL ﬁlter, is proposed. Schematic of the circuit is shown in ﬁgure 4.2, and param-
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eters used for simulation are given in table 4.1. Voltage source VA and VB and their impedances
represent simpliﬁed equivalent networks. Simpliﬁed equivalent networks were chosen to keep
the equations concise. Nominal power is transfered from VA to VB, and the STATCOM refer-
ence is set to maintain nominal voltage at point of common coupling (PCC). Such a network is
well suited for MR application; large time-step is used for transmission networks, since it has
a slower dynamic, and small time-step is used for the STATCOM and its ﬁlter, where dynamic
is much faster.
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Figure 4.2 Single phase 3-buses system with STATCOM
Table 4.1 Simulation parameters
Nominal power 100 kVA
Nominal voltage 1 kV
L1 & L2 2.7 mH
R1 & R2 0.1 Ω
L3 & L4 6.6 mH
R3 & R4 0.125 Ω
C1 6 μF
C2 130 mF
PWM 5 kHz
ΔT 50 μs
Δt 600 ns
The continuous state-space equations of the microgrid are given in (4.11), where the variable
d represents the duty cycle applied to the STATCOM. The STATCOM is made of four power
switches, and can therefore achieves three levels; d can then be equal to either 1, 0, or -1.
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From the system of ﬁgure 4.2, ﬁve state-variables are identiﬁed, iL2, iL3, iL4, vC1, and vC2; its
state-space equation is given by (4.11). Using those state-variables, two different cases are
studied and compared for the circuit of ﬁgure 4.2. Case 1, iL2, iL3, and vC1 are discretized
using a large time-step (ΔT), and iL4, vC2, and the power inverter use a small time-step (Δt).
In the second case, iL2 and iL3 are discretized using a large time-step (ΔT), and iL4, vC1, vC2,
and the power inverter use a small time-step (Δt). A pole placement analysis is done before
running the simulation to verify the stability and the accuracy of the MR models. The discrete
MR systems are obtained using the method proposed in (Grégoire et al., 2015b). Each state-
variable is discretized with the desired time-step using operational substitution. The resulting
state-space matrices for case 1 and case 2 are given in (4.12) and (4.13) respectively.
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
iL3s
iL2s
iL4s
vC1s
vC2s
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
=
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
a11 a12 0 a14 0
a21 a22 0 a24 0
0 0 a33 a34 a35
a41 0 a43 0 0
0 0 a53 0 0
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
iL3
iL2
iL4
vC1
vC2
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
+
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
b11 b12
b21 b22
0 0
0 0
0 0
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
⎡⎣ VA
VB
⎤⎦
a11 =−L2R1+L1R3+L2R3L1L2+L1L3+L2L3 a12 = L1R2−L2R1L1L2+L1L3+L2L3 a14 =− L1R3+L2L1L2+L1L3+L2L3
a21 = L1R3−L3R1L1L2+L1L3+L2L3 a22 =−L1R2+L3R1+L3R2L1L2+L1L3+L2L3 a24 = L1L1L2+L1L3+L2L3
a33 = −R4L4 a34 =
1
L4 a35 = d
−R4
L4 a41 =
1
C1
a43 = −1C1 a53 =
d
C2
b11 = L2L1L2+L1L3+L2L3 b12 =
L1
L1L2+L1L3+L2L3
b21 = L3L1L2+L1L3+L2L3 b22 =− L1+L3L1L2+L1L3+L2L3
(4.11)
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⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
iL3N
iL2N
iL4n
vC1N
vC2n
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
=
ACase 1Multi-Rate︷ ︸︸ ︷⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
0.9757 0 0.0206 −0.0124 0
0.0112 0.9981 −0.0103 0.0062 0
0.0003 0 0.9996 0.0002 −0.0002
3.2749 0 −3.2810 0.9791 0.0003
0 0 0.0038 0 1
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
iL3N−1
iL2N−1
iL4n−1
vC1N−1
vC2n−1
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
+
BCase 1Multi-Rate︷ ︸︸ ︷⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
0.0031 0.0031
0.0032 −0.0062
0 0
0.0051 0.0051
0 0
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
⎡⎣ VAN
VBN
⎤⎦
(4.12)
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
iL3N
iL2N
iL4n
vC1n
vC2n
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
=
ACase 2Multi-Rate︷ ︸︸ ︷⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
0.9960 0 0.0002 −0.0125 0
0.0010 0.9981 −0.0001 0.0063 0
0 0 0.9999 0.0002 −0.0002
0.0331 0 −0.0332 0.9998 0
0 0 0.0038 0 1
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
iL3N−1
iL2N−1
iL4n−1
vC1n−1
vC2n−1
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
+
BCase 2Multi-Rate︷ ︸︸ ︷⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
0.0031 0.0031
0.0031 −0.0063
0 0
0.0001 0.0001
0 0
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
⎡⎣ VAN
VBN
⎤⎦
(4.13)
Although they are given in the form of state-space equations, this is erroneous since more
than one time-step is used; this will be corrected when the system is linearized. Since the
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simulation contain different sampling rate, let’s denoted by a n for variables updated every Δt
and N for the ones updated every ΔT . If eigenvalues are found for ACase 1Multi-Rate and A
Case 2
Multi-Rate,
their values would not exactly give the real behavior of the system. Therefore, they need to be
linearized into single-rate (SR) matrices using (4.5) and (4.6), yielding to (4.14) and (4.15).
ACase 1Single-Rate = M
Case 1ACase 1Multi-Rate+ I−MCase 1 =⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
0.9998 0 0.0002 −0.0001 0
0.0001 1.0000 −0.0001 0.0001 0
0.0003 0 0.9999 0.0002 −0.0002
0.0331 0 −0.0332 0.9998 0
0 0 0.0038 0 1
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
(4.14)
ACase 2Single-Rate =
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
1 0 0.0001 −0.0001 0
0.0001 1.0000 −0.0001 0.0001 0
0.0001 0 0.9999 0.0002 −0.0002
0.0331 0 −0.0332 0.9998 0
0 0 0.0038 0 1
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
(4.15)
Eigenvalues from the two cases can now be obtained and compared to the reference ones.
Discrete eigenvalues of the reference model are obtained using (4.16) (Hartley et al., 1994)
and the eigenvalues from the continuous system in (4.11).
λz = eλsT (4.16)
Table 4.2 shows poles obtained for the different matrices. Note that matrices ACase 1Multi-Rate and
ACase 2Multi-Rate are included to demonstrate the error yields by such matrices. Relative errors are
computed for each poles when compared to the reference poles.
Looking at table 4.2, ACase 2Single-Rate offers the smallest relative errors after applying the proposed
method, and should therefore be the most accurate. ACase 1Multi-Rate and A
Case 2
Multi-Rate have the largest
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Table 4.2 Poles for different methods
Ref ACase 1Multi-Rate A
Case 2
Multi-Rate A
Case 1
Single-Rate A
Case 2
Single-Rate
λ1 0.9999 0.9981 0.9981 0.9999 0.9999
‖Rel. err.‖ (%) - 0.18 0.18 0 0
λ2,3
0.9999
± i0.0032
0.9772
± i0.2031
0.9979
± i0.0204
0.9999
± i0.0032
0.9999
± i0.0032
‖Rel. err.‖ (%) - 20.11 1.72 0.0354 0.0099
λ4,5
0.9999
± i0.0005
0.9999
± i0.0008
0.9999
± i0.0008
0.9999
± i0.0005
0.9999
± i0.0005
‖Rel. err.‖ (%) - 0.0315 0.0315 0.0004 0.0004
relative errors, since only one sampling rate is considered to ﬁnd the eigenvalues and not the
MR nature of the system. ACase 1Single-Rate and A
Case 2
Single-Rate relative errors are rather small, and there-
fore both cases yield to good results. This is now demonstrated through simulation for the
reference, case 1, and case 2.
4.3.1 Multi-rate simulation results
Simulation results are obtained using OPAL-RT technologies real-time simulator. The slow
subsystem is simulated on CPU with a time-step of 50 μs, and the fast subsystem uses a time-
step of 600 ns on FPGA. Δt was consciously chosen not be an integer of DeltaT to demonstrate
the ﬂexibility of the proposed method. This is possible since simulation on the FPGA is done
at 600 ns, the FPGA internal clock runs at 5 ns allowing synchronization with the CPU running
at 50 μs. Figure 4.3 a) shows the current in L1 for the reference, case 1 and case 2. All three
methods give very similar results which are superimposed. In ﬁgure 4.3 b), relative errors are
presented.
Case 2 is the most accurate with a relative error smaller than 2%, whereas case 1 yields to
relative error reaching up to 4%. For this state-variable, case 1 and 2 are using an integration
time-step of 50 μs, and the reference uses a sampling time of 600 ns. When calculating relative
error, high frequency oscillation can be observed since the reference model vary much faster
then the MR model, as shown in ﬁgure 4.4.
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Figure 4.3 a) Simulation results for iL1 b) relative errors for Case 1 and 2
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Figure 4.4 Zoom on iL1 for the reference and the MR model
Simulation results of vC1 are shown in ﬁgure 4.5. Relative error now reach 3% and around
0.2% for case 1 and 2 respectively. For both cases, vC1 does the coupling between the fast and
the slow subsystems. For case 1, MR coupling is done between a slow varying state-variable,
vC1 and the fast varying current in L4. For case 2, MR coupling is done between a slow varying
state-variable, vC1 and the slow varying current in L3. The impact of such coupling can clearly
be observed on the current in L4 of ﬁgure 4.6.
Simulation results for iL4 and their relative errors are shown in ﬁgure 4.6 a) and ﬁgure 4.6 b).
For this state-variable, a sampling rate of 600 ns is used for case 1, case 2, and the reference.
Case 1 relative error reaches 10%, and the one for case 2 is only 0.5%, as shown in ﬁgure 4.6
b). The rather large relative error for case 1 can be explained by the slow sampling period of
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Figure 4.5 a) Simulation results for vC1 b) relative errors for Case 1 and 2
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Figure 4.6 a) Simulation results for iL4 b) relative errors for Case 1 and 2
the state-variable C1. Although iL4 is computed with a time-step of 600 ns for all models, since
the capacitor C1 for case 1 uses a time-step of 50 μs, this affect accuracy of iL4 for case 1.
Finally, when the main goal is to achieve real-time simulation capability, a relative error of 5%
is considered within acceptable range for such application (Blanchette et al., 2012; Grégoire
et al., 2014a).
Simulation results conﬁrmed that case 2 gives the most accurate results, as it had been predicted
from the poles location analysis. Using the proposed method, poles location analysis can be
done, and be used as guideline in choosing the most appropriate time-step for the different
state-variables of a system. Accuracy and stability of the MR system can be obtained prior to
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any simulation, as shown in table 4.2. Obtaining these results without any simulation is very
interesting for real-time simulation application as it requires dedicated hardware.
4.4 Conclusion
In this paper, a generic method to test stability and accuracy of multi-rate solvers has been
proposed. The method is very ﬂexible and can be extended to various implementations. Al-
though, only two sampling rates were used, the method can be extended to any number of
time-step, even for time-steps that don’t have common integer. The proposed method over-
comes the drawback of traditional methods when it comes to poles location analysis. Using the
proposed method, system stability and accuracy can be tested through poles location analysis
without running any simulations. Finally, a better choice of appropriate sampling rate can be
done without the use of trial and error time consuming method.
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CHAPTER 5
CONVERTER MODELING FOR MULTI-RATE/REAL-TIME
In this chapter, detail implementation of a MMC is given for real-time simulation application.
Using the simulation techniques and stability analysis as proposed in the previous chapters.
Circuit shown in ﬁgure 5.1 is then divided in three sections; the power system with transmission
lines, the power converter, and the sub-modules of the converter.
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Figure 5.1 Complete model to be simulated
Schematic of ﬁgure 5.1 represents a power system where power is transferred from V1 toward
V2 over a transmission lines. The MMC is connected at midway on the transmission line and
it is used as a STATCOM. The AC network with its slow dynamic is simulated on CPU using
a large times-step. The converter and its surrounding components is simulated on FPGA with
a small time-step. Finally the sub-module (SM) itself is simulated using a switching function.
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State-space equations of the continuous system are identiﬁed in (5.1).
⎡⎢⎢⎢⎢⎣
X1s
X2s
X3s
⎤⎥⎥⎥⎥⎦=
Ac︷ ︸︸ ︷⎡⎢⎢⎢⎢⎣
Ac1 A
c
12 A
c
13
Ac21 A
c
2 A
c
23
Ac31 A
c
32 A
c
3
⎤⎥⎥⎥⎥⎦
⎡⎢⎢⎢⎢⎣
X1
X2
X3
⎤⎥⎥⎥⎥⎦+
Bc︷ ︸︸ ︷⎡⎢⎢⎢⎢⎣
Bc1
0
0
⎤⎥⎥⎥⎥⎦U
X1 =
[
i1 · · · i4
]T
X2 =
[
i6 i8
]T
X3 =
[
vcap 1 · · · vcap 6j
]T
U =
[
V1A V1B V1C V2A V2B V2C
]T
(5.1)
In (5.1), state-vectors and state-space matrices are separated by lines; those represent points
where extra state-variables will be added during discretization and decoupling of the model .
State-variable i1 to i4, in vector X1, are the different line currents from the AC network; lines
are purely inductive with only resistive losses. More complex line models could have been
used but it would only have made the resulting equations larger. State-variable i5 to i8, in vec-
tor X2, are the different limb currents from the MMC converter. Since the MMC is used as a
STATCOM only four state-variables are required for the converter. When power is transferred
over a DC link, a ﬁfth state-variable is required. Furthermore, in this example the MMC is
directly connected to the AC network when it should be done through a power transformer;
again power transformer was omitted to keep state-space equations to a manageable size. Fi-
nally, vcap1 to vcap6 j, in vector X3, are the state-variables for capacitor voltage for all the SM of
the MMC, where j is the number of SM per limb. Values for matrices Ac and Bc can be found
in appendix I.
This chapter is divided as follow. In section 5.1 decoupling methods for parallel and multi-rate
simulation are presented. Then, the different parts of the simulation like the SM, the power
system, and the converter are explained in section 5.2 to 5.4. Numerical stability and accuracy
of the multi-rate real-time simulation model are discussed in section 5.5. Numerical accuracy
of the model is also validated through simulation in section 5.6. Finally, conclusion is presented
in section 5.7.
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5.1 Parallel and multi-rate simulation
Real-time (RT) simulation is often characterized by hard time constraints difﬁcult to achieve.
These timing constraints can be resolved by using parallel and multi-rate (MR) simulation. For
both solutions, state-space equations need to be decoupled. Using transmission line, model can
be decoupled using the natural transmission delay inherent to the line. For short-line, it can
be replaced by a lossless traveling line, which is the equivalent of an inductance with shunt
parasitic capacitance Hong et al. (2009); Watson and Arrillaga (2003); Wang et al. (2010), also
known as stubline. In Watson and Arrillaga (2003), the method uses single-rate simulation,
and a traveling time equal to the simulation time-step is required. Value of the shunt parasitic
capacitor added to the inductance is given by (5.2) (Dommel, 1969).
Cshunt =
T 2S
L
(5.2)
Where TS is the simulation time-step and L is the inductance used for decoupling. In order to
minimize the parasitic capacitor, this method must be used with a small sampling time and a
large inductance.
Figure 5.2 shows the implementation of the method where VA, VB, ZA and ZB are Thevenin’s
equivalent circuit of larger networks, and the remaining components make the stubline. Volt-
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Figure 5.2 Stubline example
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age sources VL1 and VL2 are controlled by the measurements with one-step delay, making it
possible to simulate network A and network B in parallel, including half of the stubline with
each network. Aside from the state-variables from the two networks, the stubline has four
state-variables, given in (5.3).
⎡⎢⎢⎢⎢⎢⎢⎢⎣
I1n
I2n
VL1n
VL2n
⎤⎥⎥⎥⎥⎥⎥⎥⎦
=
⎡⎢⎢⎢⎢⎢⎢⎢⎣
a11 0 a13 a14
0 a22 a23 a24
a31 0 a33 a34
0 a42 a43 a44
⎤⎥⎥⎥⎥⎥⎥⎥⎦
⎡⎢⎢⎢⎢⎢⎢⎢⎣
I1n−1
I2n−1
VL1n−1
VL2n−1
⎤⎥⎥⎥⎥⎥⎥⎥⎦
+
⎡⎢⎢⎢⎢⎢⎢⎢⎣
b11 0
0 b22
b31 0
0 b42
⎤⎥⎥⎥⎥⎥⎥⎥⎦
⎡⎣ VAn
VBn
⎤⎦ (5.3)
Simulation of (5.3) over two CPU is represented by the chronogram in ﬁgure 5.3 a). For
each time-step, values from the different CPU are received, solutions for network A and B
are computed, and results are ﬁnally exchanged between the CPU. Real-time simulation can
be achieved if those three steps are executed within the simulation time-step used for the dis-
cretization of the system. In ﬁgure 5.3 a), CPU1 and CPU2 requires 15 μs and 10 μs to solve
their respective system, leaving 10 μs for the communication between the CPU. The traveling
time of the waveform from network A to network B is then one time-step or 25 μs. If an FPGA
is used to solve network B, the required time to solve the system can be reduced from 10 μs
to only 2 μs, as shown in ﬁgure 5.3 b). The reason why computational time can be reduced
when using FPGA is because FPGA requires an application speciﬁc processor (ASP) Saad
et al. (2015b). Unlike CPU, meant to handle a width range of instructions, processors coded
on an FPGA are dedicated for speciﬁc application; making them extremely efﬁcient. In ﬁgure
5.3 b), the model still uses single-rate simulation since both networks are discretized using a
25 μs time-step. In this case, it is no longer parallel computing but rather serial computing.
Network A still takes 15 μs to compute, but the communication with the FPGA and solving
network B on FPGA can be done before the next step. In ﬁgure 5.3 b), the traveling time of the
waveform is reduced to half a time-step, or 12.5 μs, since results from the FPGA is obtained
before the next CPU step. This reduces by four the value of the shunt parasitic capacitor of the
stubline. In ﬁgure 5.3 c) a smaller simulation time-step is used on FPGA, multi-rate simulation
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is then achieved. In ﬁgure 5.3 c), network A is solved in 15 μs with a large time-step (TS) of
25 μs. Once solved, results are sent to the FPGA, where network B is solved using a smaller
integration time-step (tS) of 5 μs. After two tS, values are sent to CPU for the next TS, and
solution for network B makes three more iterations before receiving the updated value from the
CPU. Using multi-rate allows to observe faster dynamics, as well as reducing latency from
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Figure 5.3 Chronogram for parallel computing using
a) two CPU with single-rate b) CPU/FPGA with single-rate
c) CPU/FPGA with multi-rate
external inputs and outputs.
Now using the method proposed in chapter 4, stability and accuracy of the multi-rate model can
be studied. Equation (5.3) becomes (5.4) where ρ¯ is the ratio between the tS and TS. Equation
92
(5.4) will be used in section 5.5 to do the coupling between the state-vectors X1 and X2.
⎡⎢⎢⎢⎢⎢⎢⎢⎣
I1n
I2n
VL1n
VL2n
⎤⎥⎥⎥⎥⎥⎥⎥⎦
=
K1¸d1︷ ︸︸ ︷⎡⎢⎢⎢⎢⎢⎢⎢⎣
a11ρ¯ +(1− ρ¯) 0 a13ρ¯ a14ρ¯
0 a22 a23 a24
a31ρ¯ 0 a33ρ¯ +(1− ρ¯) a34ρ¯
0 a42 a43 a44
⎤⎥⎥⎥⎥⎥⎥⎥⎦
⎡⎢⎢⎢⎢⎢⎢⎢⎣
I1n−1
I2n−1
VL1n−1
VL2n−1
⎤⎥⎥⎥⎥⎥⎥⎥⎦
+
[
Kd211 K
d2
12
]
︷ ︸︸ ︷⎡⎢⎢⎢⎢⎢⎢⎢⎣
b11ρ¯ 0
0 b22
b31ρ¯ 0
0 b42
⎤⎥⎥⎥⎥⎥⎥⎥⎦
⎡⎣ VAn
VBn
⎤⎦
(5.4)
Another method of decoupling system is the use of explicit solver like it is done for the mod-
eling the SM in the next section.
5.2 Sub-Module
The SM of the converter are simulated using a switching function and the explicit solver foward
Euler (FE). Every SM are then decoupled and can be all simulated in parallel. When pulses
are applied to the SM, the proposed approach is very similar to the one seen in literature. The
behavior of the switching function when no pulse is applied to the SM (Blocking mode) is
part of the contributions in this thesis. It has been often proposed to replace a blocking power
switch by a R-C snubber, which generate large losses during normal operation. In the pro-
posed method, losses due to this snubber are only present during blocking, and are completely
removed during normal operation of the converter. Figure 5.4 shows the half-bridge SM to be
simulated. The switching function to be simulated has three inputs, Ilimb, S1, and S2 and re-
turns VSM and vcap as outputs. In controlled mode, S1 and S2 are always complementary. The
option where both switches are closed results in short-circuiting the capacitor, and is therefore
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Figure 5.4 Half-bridge sub-module
treated as an error. If both switches are open, the SM is no longer in controlled in mode (CM)
and enter natural rectifying mode (NRM). Equation (5.5) gives the output voltage of the SM
and (5.6) the state equation for the capacitor.
VSM =
⎧⎪⎪⎪⎪⎪⎪⎪⎨⎪⎪⎪⎪⎪⎪⎪⎩
Error when S1 = 1 & S2 = 1
vcap when S1 = 1 & S2 = 0
0 when S1 = 0 & S2 = 1
NRM when S1 = 0 & S2 = 0
(5.5)
vcap =
⎧⎪⎪⎪⎪⎪⎪⎪⎨⎪⎪⎪⎪⎪⎪⎪⎩
Error when S1 = 1 & S2 = 1
vcap+
Ilimb
Cs when S1 = 1 & S2 = 0
vcap when S1 = 0 & S2 = 1
NRM when S1 = 0 & S2 = 0
(5.6)
In NRM, the output VSM is function of the anti-parallel diodes of the IGBT and Ilimb. Accord-
ing to ﬁgure 5.4, a positive current polarizes S1, charge the capacitor, and VSM is equal to Vcap.
A negative current polarizes S2, does not charge the capacitor, and VSM is equal to zero. In
the case where the diodes are no longer polarized, the input current Ilimb should be equal to
zero. This means that during blocking, the values of VSM must varies to regulated Ilimb to zero;
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which can be done using a PI regulator. Equations (5.7) and (5.8) give the switching function
behaviour in NRM.
VSM =
⎧⎪⎪⎪⎪⎨⎪⎪⎪⎪⎩
vcap when Ilimb > 0
0 when Ilimb < 0(
Kp+ Kis
)
· Ilimb+V0 when blocking
(5.7)
vcap =
⎧⎨⎩
Ilimb
Cs + vcap when Ilimb > 0
vcap otherwise
(5.8)
Two conditions are required to initialize blocking; vcap has to be greater than VSM, and Ilimb
must cross zero.
The next step is the discretization and implementation of the different equations. Two numeri-
cal integrators are required for each SM, one for the capacitor and one for the PI controller. In
both cases, FE integration method is used, allowing the decoupling and parallel processing of
the SM. For the capacitor, (5.6) becomes (5.9) once discretized.
vcapn =
(
1− T
C ·Rshunt
)
Vcapn−1 +
(
T ·d
C
)
Ilimbn−1 (5.9)
FE method being explicit, only values from the previous step are required. A discharge re-
sistance, Rshunt is added allowing a slow discharge of the capacitor, as it would be in a real
prototype. In controlled mode, the variable d is equal to the duty cycle of S1. In NRM, d is
equal to 1 for a positive current, and 0 otherwise. The value of d is then deﬁned accordingly in
(5.10).
d = max(S1 , (Ilimb > 0)) (5.10)
Where S1 can be any value between 0 and 1; when S1 is a fraction, it means that S1 is only
conducting during a fraction of the current time-step. Such interpolation is used for d and the
same can be done when testing if Ilimb is greater than zero; which would return a fraction if
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Ilimb crosses zero during the current time-step. Finally, d is equal to the largest value between
those two conditions as shown in (5.10).
As for the value of VSM, it is obtained differently whether it is in conducting or blocking mode.
Equation (5.11) gives this relation for blocking and conducting mode.
VSMn =
⎧⎨⎩ d · vcapn when conductingRsnub · Ilimbn−1 + vsnubn when blocking (5.11)
vsnubn = vsnubn−1 +
T
Csnub
· Ilimbn−1 (5.12)
When conducting, VSM is function of d, like Vcap. When blocking, current is regulated to zero
using a PI controller, like in (5.7). Gains Kp and Ki of PI are replaced by Rsnub and Csnub, since
a PI controller behave exactly like a RC snubber. It is important to keep in mind that this is
a numerical snubber, which is highly dependent of the simulation time-step. By simulating
the SM on FPGA allows very little losses achieving accurate simulation results in real-time.
SM can represented by state-space equation given in (5.13), based on capacitor, and snubber
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voltages.
X3n︷ ︸︸ ︷⎡⎢⎢⎢⎢⎣
vcap 1n
...
vcap 6jn
⎤⎥⎥⎥⎥⎦=
Ad13︷ ︸︸ ︷⎡⎢⎢⎢⎢⎣
1− TC·Rshunt · · · 0
... . . .
...
0 · · · 1− TC·Rshunt
⎤⎥⎥⎥⎥⎦X3n−1 +
Kd132︷ ︸︸ ︷⎡⎢⎢⎢⎢⎣
T ·d1
C · · · 0
... . . .
...
0 · · · T ·d6 jC
⎤⎥⎥⎥⎥⎦ In−1
X23n︷ ︸︸ ︷⎡⎢⎢⎢⎢⎣
vsnub 1n
...
vsnub 6jn
⎤⎥⎥⎥⎥⎦=
Ad1snub︷ ︸︸ ︷⎡⎢⎢⎢⎢⎣
1 · · · 0
... . . .
...
0 · · · 1
⎤⎥⎥⎥⎥⎦X23n−1 +
Kd1snub︷ ︸︸ ︷⎡⎢⎢⎢⎢⎣
T
Csnubb
· · · 0
... . . .
...
0 · · · TCsnubb
⎤⎥⎥⎥⎥⎦ In−1
VSM︷ ︸︸ ︷⎡⎢⎢⎢⎢⎣
vSM1n
...
vSM6n
⎤⎥⎥⎥⎥⎦=
⎧⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
C︷ ︸︸ ︷⎡⎢⎢⎢⎢⎣
d1 : d j · · · 0
... . . .
...
0 · · · d5 j+1 : d6 j
⎤⎥⎥⎥⎥⎦X3n When conducting
C︷ ︸︸ ︷⎡⎢⎢⎢⎢⎣
1 · · · 0
... . . .
...
0 · · · 1
⎤⎥⎥⎥⎥⎦X23n +
D︷ ︸︸ ︷
[Rsnub] In−1 When blocking
(5.13)
In equation (5.13), j denotes the number of SM in one limb; there is then a total of 6 j SM in the
whole converter. The size of X3, containing the SM capacitor voltages, is the equal to the total
number of SM in the converter, and the same goes for X23 containing snubber voltages. The six
voltages required by each arm is found in VSM, and is obtained by either X3, when conducting,
or a combination of X23 and the arm current when blocking. State-space matrices A3 and Asnub
only have elements on the diagonal; demonstrating that it can be in solved in parallel. Using
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the two decoupling technique presented in this section, the system from ﬁgure 5.1 can now be
decoupled in three sub-systems presented in the following sub-section.
5.3 Discrete power system model
The ﬁrst part part of the system to be decoupled is the two network with their transmission lines.
This part of the system is simulated using Matlab/Simulink and SimPowerSystems toolbox. It
is decoupled from the MMC converter by replacing the lines inductance L3, from ﬁgure 5.1,
by MR stublines. The new model to discretize is shown in ﬁgure 5.5. Inductors L3 have been
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Figure 5.5 Power system decoupled with stubline
replaced by voltage source with a resistance Rstubline. Using trapezoidal (TR) method to solve
the solve the system Rstubline is given by (5.14)
Rstubline =
L
TS
+
R
2
(5.14)
Where L is the inductor value used for the stubline, R is the conducting losses of the inductor,
and TS is the sampling time of the simulation.
Part of the state-space system from (5.1) can now be decoupled and becomes the one presented
in (5.15). Voltage sources, VS1 A, VS1 B, VS1 C, inherent to stublines are added to the system,
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and they can be considered as inputs to the system.
X1s = Ac1X1+K
c
12X12+B
c
1U
X1 =
[
i1 · · · i4
]T
X12 =
[
VS1 A VS1 B VS1 C
]T
U =
[
V1A V1B V1C V2A V2B V2C
]T (5.15)
Equation (5.15) is discretized using TR method yielding (5.16).
X1n = A
d1
1 X1n−1 +K
d1
12 X12n−1 +B
d1
1 Un−1 +K
d2
12 X12n +B
d2
1 Un (5.16)
TR method being an implicit solver, inputs of both the present and previous step are required
to ﬁnd the output of the current step. Matrices multiplied by values from the previous step
are followed by the subscript d1, and matrices multiplied by values from the current step are
followed by the subscript d2. Detail value for the different matrices can be found in appendix
I. The same scheme is applied to the other part of the system and is detailed in the following
section.
5.4 Discrete converter
This part of the model is simulated using a small sampling time. This is achieved using the eHS
solver (Belanger et al., 2013) from OPAL-RT Technologies. MMC has many inductance con-
nected together, which yields state-variable highly coupled. It was demonstrated in (Grégoire
et al., 2015a, 2014b) that a one-step solution, containing all the inductive elements is required.
Figure 5.6 shows the circuit to be simulated using eHS on the FPGA, which uses a backward
Euler (BE) solver. In ﬁgure 5.6, the voltages VSM1, VSM2, VSM3, VSM4, VSM5 and VSM6, are
obtained by summing the cell’s voltage from each limb, as shown in (5.13).
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Figure 5.6 Decoupled equivalent modular multilevel converter
Using Kirkoof’s current law (KCL), four equations are found and yield (5.17). Values for
matrices Ac2, K
c
21 and K
c
23 are given in appendix I.
X2s = Ac2X2+K
c
21X12+K
c
23VSM
X2 =
[
i5s · · · i8s
]T
X12 =
[
vS2 A vS2 B vS2 C
]T
VSM =
[
vSM1 · · · vSM6
]T
(5.17)
Equation (5.17) is then discretized using (BE) and (5.18) is obtained. Where X2, X21, VSM are
the vectors containing state-variables of the current, voltages from the stubline, and the sum of
voltages from the SM.
X2n = A
d1
2 X2n−1 +K
d2
21 X12n +K
d2
23VSMn (5.18)
Unlike TR, BE only requires input values of the current step to ﬁnd the solution of the current
step. In (5.18) the subscript d1 and d2 indicate if the vector multiplying the matrix is obtained
at the previous step, n-1 in the case of d1, or at the present step, n in the case of d2.
100
The last state vector to add to the system is the one computing stubline’s voltages. State-space
equations to compute the stubline voltages of vectors X12 are obtained using (5.19).
X12n = A
d1
stubX12n−1 +
⎡⎣ 0 Kd1stub1
Kd1stub2 0
⎤⎦⎡⎣ X1n−1
X2n−1
⎤⎦ (5.19)
Although stubline only required value from the previous step to compute its voltage, it is still
implemented using an implicit method. Contribution from state-variable of the current step are
taken into account by Rsnubber added to model; as it was done with the companion model in
chapter 3.
Using all the different discretized matrices, the complete decoupled system of (5.20) is ob-
tained. Further more, since different sampling rate are used throughout the model, the system
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must be linearized using the proposed method in in chapter 4.
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
X1n
X12n
X2n
X23n
X3n
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
=
Bd1︷ ︸︸ ︷⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
ρ¯Bd11
0
0
0
0
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
Un−1+
Bd2︷ ︸︸ ︷⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
ρ¯Bd21
0
0
0
0
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
Un
+
Ad1︷ ︸︸ ︷⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
ρ¯Ad11 +1− ρ¯ ρ¯Kd112 0 0 0
ρ¯Kd1stub1 ρ¯A
d1
stub+1− ρ¯ ρ¯Kd1stub2 0 0
0 0 Ad12 +K
d2
23VSM 0 0
0 0 Kd1snub A
d1
snub 0
0 0 Kd132 0 A
d1
3
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
X︷ ︸︸ ︷⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
X1n−1
X12n−1
X2n−1
X23n−1
X3n−1
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
+
Ad2︷ ︸︸ ︷⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
0 ρ¯Kd212 0 0 0
0 0 0 0 0
0 Kd221 0 K
d2
23Csnub K
d2
23CSM
0 0 0 0 0
0 0 0 0 0
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
X1n
X12n
X2n
X23n
X3n
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
(5.20)
The system of ﬁgure 5.1 is now decoupled and discretized using MR simulation. Equation
(5.21), from which poles location analysis can be applied, is obtained by isolating state-vector
Xn.
Xn = Ad1Xn−1+Ad2Xn+Bd1Un−1+Bd2Un
=
(
I−Ad2
)−1
Ad1︸ ︷︷ ︸
Poles of the system
Xn−1+
(
I−Ad2)−1Bd1Un−1+ (I−Ad2)−1Bd2Un (5.21)
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Pole location analysis can now be applied to the matrix in (5.21) to validate the stability of the
decoupled MR system.
5.5 Numerical stability and accuracy
There is a very important difference between numerical stability and accuracy. Using pole
location analysis, model stability is achieved if every poles are within unity circle. If a model is
stable, it eventually converges and reaches steady-state. How it reaches steady-state determines
whether it is accurate or not. Information about system dynamics is found in pole location of
the state-space equations. By comparing the poles of the reference model from (5.1) with the
one obtained for the discrete decoupled system of (5.21) accuracy of the model can be veriﬁed.
The slow sub-system uses a simulation time-step of 50 μs and TR solver. The fast sub-system
uses a simulation time-step of 500 ns and a combination of BE and FE solver. Simulation
parameters for the model are given in SI and in pu in table 5.1.
Table 5.1 Model parameters of ﬁgure 5.1
Nominal power 200 MVA 1 pu
Nominal voltage 230 kV 1 pu
Nominal frequency 50 Hz 1 pu
L1, L2 420 mH 0.49 pu
R1, R2 2.6 Ω 0.01 pu
L3 168 mH 0.2 pu
R3 0.5 Ω 0.002 pu
L4 24 mH 0.0285 pu
R4 75 mΩ 0.0003 pu
Number of SM per limb 250 250
C 2 mF 0.006 pu
Since the discretized system has two modes of operation, conducting and blocking, stability
and accuracy is tested for both mode. Also, because of the decoupling state-variable, X12 and
X23, the decoupled system is expected to have more poled than the reference model.
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5.5.1 Pole location analysis
When observing poles of a discrete system, the dynamic of the pole is given by (5.22) to (5.25)
ωn =
∣∣∣∣ ln(z)TS
∣∣∣∣ (5.22) ζ =−COS(∠ln(z)) (5.23)
τ =
1
ωnζ
(5.24) Sampling of ωn =
2π
∠z (5.25)
In (5.22) and (5.23), the discrete pole z is transferred to the continuous plane, where classical
method may be used. The same can be observed for (5.24) where the time constant of the
system is obtained from (5.22) and (5.23). Finally, (5.25) gives information on the number of
samples that are used to represent the natural frequency of the pole. It means that a pole located
on the real axes, near -1, has an angle of π and would only have to sample per cycle of ωn.
Such poles were observed in in chapter 3 when stubline was used.
5.5.2 Conducting mode
Over the course of operation, poles of the system varies as different switching patterns are ap-
plied. Equivalent capacitor value from one limb varies by a factor equal to the number of cells
in limbs; equal to C when only one SM is conducting and Cj when all the SM are conducting.
Over normal operation, modulating signal for each limb is a sinusoidal signal varying between
0 and 1 at the natural frequency. Modulating signal are complementary between the upper
and lower limb, and there is an offset of 2π/3 between each phases. This modulating signal
is applied to the system over two cycles during which poles from (5.21) are obtained every 50
μs, and are shown in ﬁgure 5.7 a). In ﬁgure 5.7 a), poles are always within the unity circle,
distributed mostly along the real-axis, very close to the limit of the unity circle. This can be
explained by the choice of the sampling time used for the pole location analysis. The closer
the pole is from the edge of the circle, the longer it takes to reach its steady-state, in regard to
the sampling time of the model. If the pole analysis was done using a larger sampling time,
steady-state would be reached in less simulation steps, and therefore its pole would be closer
to the center of the circle. Figure 5.7 b) zoom on the poles, and poles movement for different
modulation index can be observed by the line linking the moving poles. Most poles have little
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Figure 5.7 Poles location during steady-state a) for the unity circle b) zoom in
variation, except for the ones going from the edge of the circle to its origin. When modulation
index reaches 0, there is no more capacitor in the limb, and therefore no more pole, which is
then appearing at the origin. Finally, ﬁgure 5.7 shows that during normal operation, every poles
stay within the circle and the system is stable.
Abnormal operation of the converter should also be considered, like the cases presented in
chapter 2 and (Grégoire et al., 2014b). Those cases were obtained in NRM and were responsi-
ble for glitches on the DC bus. For those cases, either all the SM or none of them are connected
in series, resulting in modulation index equal to either 1 or 0. Figure 5.8 shows four different
cases, where M1 to M6 indicated if the SM of each limb are bypassed, for M=0, or if they are
conducting, M=1. For all those cases, model remains stable.
Accuracy of the proposed method can also be tested by comparing them to the poles obtained
from the reference model, results are presented in table 5.2. There is very little difference
between the different reference and the proposed method. The largest absolute error observed
on λ1,2 and it would results in a variation of 0.5 Hz in the natural frequency of the pole, and a
time constant of 600 ms instead of a time constant of 586 ms. These results are conﬁrmed with
simulation results in section 5.6.
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Figure 5.8 Poles location during NRM for positive current in
a) 2 upper limbs & 1 lower limb b) 2 upper limbs & 2 lower limbs
c) 1 upper limb & 1 lower limb d) 1 upper limb & 2 lower limbs
Table 5.2 Poles of the system during conducting mode
Reference Multi-rate model
λ1,2 0.9999 ± j52.4148×10-6 0.9999 ± j47.3815×10-6
λ3,4 0.9999 ± j32.9655×10-6 0.9999 ± j36.0759×10-6
λ5,6 0.9999 ± j6.4675×10-6 0.9999 ± j8.0816×10-6
λ7,8 0.9999 ± j3.2524×10-6 0.9999 ± j6.0167×10-6
λ9,10 0.9999969 0.9999969
λ11,12 0.9999999 0.9999999
5.5.3 Blocking mode
On a real MMC, blocking of the power components occurs exactly at zero-crossing of the cur-
rent; power switch impedance becomes very large at zero current. In simulation, because of dis-
cretization, current might not be exactly zero at blocking. Therefore, when the low impedance
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of the power switch or diode is replaced by a high impedance, it can result in high voltage
spikes at the power switches, since current is not exactly zero. To avoid over voltage, dynamic
of the limbs current should be controlled and regulated to zero. This is done by introducing
Rsnub and Csnub which play the role of a PI controller. Values for Rsnub and Csnub are obtained
according to the simulation time-step and the limb inductance of the converter. Csnub is given by
(5.26), its oscillating frequency should be 10 to 20 times smaller than the sampling frequency.
Csnub =
(
k1TS
2π
)2 1
Llimb
(5.26)
Where TS is the sampling time of the simulation, k1 is a value between 10 and 20, and Llimb is
the arm inductance. The value of Rsnub is then obtained using (5.27) so that the system has a
nearly critical damping factor.
Rsnub =
k24πLlimb
k1TS
(5.27)
Value of k2 is the damping factor of the circuit and should be between 0.8 and 1.2. Llimb is
present in both (5.26) and (5.27), and although it is the main inductance of the current that need
to be regulated, other inductance in the circuit also inﬂuence the current dynamic. Therefore
gain k1 and k2 might need some adjusting, and poles of the system should be veriﬁed using
(5.21). Impact on poles location for different k1 and k2 is shown in ﬁgure 5.9. Values for k1
and k2 are outside the proposed boundary to highlight their roles on poles location. In ﬁgure
5.9 a) and b), the damping ratio is small, k2=0.5, and oscillating poles can be observed. In a
discrete pole location analysis, the absolute value of the pole determines its natural frequency,
while its angle determines the number of sampling over one cycle of its natural frequency.
When k1 is small, the natural frequency of the pole increases, and since the sampling time
remains the same, poles naturally move toward the left-side of the circle, as demonstrated by
(5.25). In ﬁgure 5.9 c) the damping ratio is small, and the natural frequency is high, which
results in a numerical instability. In ﬁgure 5.9 d) the natural frequency is reduced, and now
although no poles are outside the unity circle, some are exactly equal to 1.
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Figure 5.9 Poles location during blocking for
a) k1=10 & k2=0.5 b) k1=25 & k2=0.5
c) k1=10 & k2=1.5 d) k1=25 & k2=1.5
To avoid critically stable system, values for k1 and k2 are set to 10 and 1.1 respectively. During
blocking, reference model switches are replaced by resistance of 120 MΩ or 450×103 pu,
resulting in leakage current of 2×10−6 pu. Rsnub and Csnub have a combined impedance of 120
MΩ at 50 Hz, and therefore similar leakage currents are expected. This is veriﬁed in the next
section thought simulation results.
5.6 Simulation results
The power system electrical schematic presented in ﬁgure 5.1 is simulated for converter initial-
ization, steady-state operation, and emergency stop caused by a fault. Simulation results are
presented for the proposed model running in real-time, and they are compared with a reference
model obtained using ofﬂine simulation with variable-step solver. Simulation parameters used
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are the one from table 5.1. The model is implemented using OPAL-RT technologies real-time
simulator OP4500 (OPAL-RT Technologies Inc., 2014). As it was previously mentioned in
section 5.5, the slower sub-systems uses a simulation time-step of 50 μs, and TR solver. This
sub-system is run on CPU using Matlab/Simulink SimPowerSystem toolbox. The converter
part is simulated using OPAL-RT eHS solver on FPGA with a time-step of 500 ns. Finally, SM
have been implemented on the FPGA using pipe lining and parallel implementation method
with a sampling rate of 500 ns. Using this implementation, a total of 256 SM per limb can be
simulated, or a total of 1536 SM per converter. Additional tools are added to the FPGA con-
ﬁguration, allowing signals monitoring, or controlling the converter using IOs and an external
controller. In the simulation results, only Voltage sources from network 1 have an amplitude
of 1 pu and are lagging of 40 degrees. Voltage sources from network 2 have an amplitude of 1
pu and are leading of 40 degrees. Voltage from the MMC, operating as a STATCOM, is then
adjusted to compensate reactive power at each source to ensure maximum power transfer.
5.6.1 Steady-state
Two steady-state operation points are presented in this section; simulation when the STATCOM
is disconnected and when is compensating the networks. Figure 5.10 shows simulation results
when the STATCOM is disconnected. In this case, results from the proposed model are
superimposed on the reference model. Naturally, there is no power ﬂowing in bus 3 since the
STATCOM is disconnected. Power is transferred from bus 1 toward bus 2 with power factor
of 0.79. Simulation accuracy remains the same when the STATCOM is activated, as shown in
ﬁgure 5.11.
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Figure 5.10 Simulation results without STATCOM for
a) network voltages phase A b) network currents phase A
c) network active power d) network reactive power
In ﬁgure 5.11 a), voltage at bus 3 now reaches 1.43 pu, the STACOM is generating nearly 1
pu of reactive power, allowing power transfer at unitary power factor. When gating signals
are applied to the converter, in control mode, real-time simulation of the MMC offers little
challenges. This is validated with the simulation results in steady-state as results from the
proposed model are superimposed with the reference model.
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Figure 5.11 Simulation results with STATCOM for
a) network voltages phase A b) network currents phase A
c) network active power d) network reactive power
5.6.2 Converter initialization
During initialization, no energy is stored in the converter. It results an inrush current only lim-
ited by the line impedance of the converter. During this transient, differences appear between
the reference model and the proposed model. Figure 5.12 shows the current in phase A for
each bus.
111
0 200 400
−1
0
1
a) Current in bus 1
Time (ms)
C
ur
re
nt
 (p
u)
0 200 400
−0.02
0
0.02
b) Error on current in bus 1
Time (ms)
Er
ro
r (
pu
)
0 200 400
−1
0
1
c) Current in bus 2
Time (ms)
C
ur
re
nt
 (p
u)
0 200 400
−0.02
0
0.02
d) Error on current in bus 2
Time (ms)
Er
ro
r (
pu
)
0 200 400
−1
0
1
e) Current in bus 3
Time (ms)
C
ur
re
nt
 (p
u)
0 200 400
−0.02
0
0.02
f) Error on current in bus 3
Time (ms)
Er
ro
r (
pu
)
Figure 5.12 Inrush current in phase A during initialization
a) bus 1 b) absolute error at bus 1 c) bus 2
d) absolute error at bus 2 e) bus 3 f) absolute error at bus 3
Error remains below 0.02 pu, which is within acceptable margin for real-time simulation, and
returns to 0.005 pu once the initialization is over. Furthermore, when observing the results
closely, error is maximum when the current should be zero, as shown in ﬁgure 5.13.
Those oscillations are due to the multi-rate decoupling of the circuit. Reducing simulation
time-step of the slow sub-system would also reduce error. Results for limb voltage are pre-
sented in ﬁgure 5.14.
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In ﬁgure 5.14 b), error might seems higher as it reaches 0.5 pu, but they only last 1 time-
step, and can therefore be neglected. Error remains smaller than 0.005 pu the remaining time.
Although small discrepancies were observed during initialization, results are very good. Errors
were expected because of the numerical snubber and the decoupling applied to the circuit.
Nonetheless, the model remained stable and accurate, while being executed in real-time.
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5.6.3 DC glitch
In this last test, currents in the limbs become unbalance and the pulse are abruptly stopped. It
should result in an overvoltage on the DC bus, as it was presented in (Grégoire et al., 2015a).
Figure 5.15 shows the real-time simulation results. In ﬁgure 5.15 a), virtual DC bus are
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Figure 5.15 a) Virtual DC bus during DC glitch
b) zoom on the effect of numerical snubbers
controlled during the ﬁrst 10 ms, and then VDC + has a major drop 0.5 pu, due to lost of SM.
After 1 ms the pulse are blocked and the converter is no longer controlled; stored energy from
the inductance is discharged through the anti-parallel diode. This results in an overvoltage last-
ing 20 μs at 11.14 ms. During this process, the only noticeable difference is in the oscillation
caused by the numerical snubbers, shown in ﬁgure 5.15 b). Results obtained are stable with
marginal error bellow 0.05 pu while having an acceleration factor of at least a 100 if not a 1000
times.
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5.7 Conclusion
In this chapter, numerical implementation of a MMC for real-time application was presented.
The system to simulate was decoupled in three sub-systems, allowing the use of different simu-
lation platforms, solvers, and sampling rates. Multi-rate stublines were introduced, to couple
the slow sub-system on CPU with the fast sub-system on FPGA. SM were simulated using
switching function implemented in parallel on FPGA. Through an numerical example, poles
location analysis for multi-rate system was used. Choice of numerical snubber was validated
before simulation using the poles of the system. The proposed model has been validate using
a reference model with simulation for different cases study. The same method can also be
applied to larger circuit or other MMC topologies.
GENERAL CONCLUSION
This thesis presents a thorough implementation and validation of a modular multilevel con-
verter simulated in real-time, and using multi-rate simulation. In 1, the challenge of simulated
MMC was presented. Literature review on modeling and simulation of MMC has been com-
pleted. Constrains inherent to real-time simulation, advantages of different solvers, and the
choice of simulation platforms were discussed. Finally, current model limitations and state of
the art from commercially available solutions were introduced.
Due to the very high number of components of MMC topology, identifying the most appro-
priate decoupling approach, or sampling time was a laborious task. Chapter 2 narrowed down
these requirements by identifying one of the most difﬁcult phenomena to reproduce via simu-
lation. The ﬁrst contribution of this research work was the existence of an over voltage which
can be observed for a particular operation of the MMC; this case was never reported in the
literature before. It is identiﬁed and a mitigation technique is proposed. This was done thanks
to the rigorous mathematical analysis allowing to forecast amplitude and duration of the over
voltage. The mathematical analysis was then veriﬁed using simulation, and conﬁrmed using
an experimental setup. It showed that coupling among all six MMC arms was critical, and that
sub-microsecond discretization was required in order to observe the phenomenon in Real-Time
simulation.
In chapter 3, multi-solver simulation was introduced; this was the second contribution of this
thesis. The proposed method allows the decoupling of very large state-space system, and tools
to verify stability and accuracy using poles location analysis. The method was then demon-
strated through a simple example, and obtained results were compared to the ones obtained
using classical decoupling method. Using a very similar approach, a new method to achieve
multi-rate simulation was proposed in chapter 4; which constitute the third contribution of the
thesis. Therefore, by choosing the most appropriate sampling time for each state-variable of a
system, computational burden can be reduced, and timing requirement for real-time simulation
were met.
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Finally, using the new methods that was proposed in this thesis, a multi-rate/real-time MMC
was used as a STATCOM for a power system device. The complete circuit was divided into
three sections, to ease the understanding of the different step required for validation of the
model. Each section was ultimately regrouped in a single state-space equations system where,
stability and accuracy was validated. When multi-rate real-time simulation results were com-
pared to a reference model using a variable-step solver, relative error less or equal to 5% was
obtained.
The different validation tools presented in this thesis can be applied to any converter topologies
and not just for limited to the MMC family. They could also be used to enhance simulation
speed even for ofﬂine simulation and could be part of future work. Furthermore, research on
wideband or frequency dependent lines using multi-rate approach could enhance the proposed
model. Finally, these multi-rate and decoupling methods could also be applied for power-
hardware-in-the-loop (PHIL) application.
APPENDIX I
This appendix contains the detailed equations from the system presented in chapter 5
Ac1 =
⎡⎢⎢⎢⎢⎢⎢⎢⎣
a11 a12 a13 a14
0 a22 0 a24
a31 a32 a33 a34
0 a42 0 a44
⎤⎥⎥⎥⎥⎥⎥⎥⎦
(A I-1)
Ac13 =
⎡⎢⎢⎢⎢⎢⎢⎢⎣
a17 a18 a19 a110 a111 a112
0 0 a29 a210 a211 a212
a37 a38 a39 a310 a311 a312
0 0 a49 a410 a411 a412
⎤⎥⎥⎥⎥⎥⎥⎥⎦
(A I-2)
Ac21 =
⎡⎣ a51 a52 a53 a54
0 a62 0 a64
⎤⎦ (A I-3)
Ac2 =
⎡⎣ a55 0
0 a66
⎤⎦ (A I-4)
Ac23 =
⎡⎣ a57 a58 a59 a510 a511 a512
0 0 a69 a610 a611 a612
⎤⎦ (A I-5)
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Equation (A I-6) gives the elements of the matrix of (A I-1).
denom = 8(L1+2L3+L4)(2 ·L1 ·L2+2 ·L1 ·L3+L1 ·L4+2 ·L2 ·L3+L2 ·L4)
a11 = −(32·R1·L3
2+8·R1·L42+16·L1·L2·R1+16·L1·L3·R1+16·L1·L2·R3+8·L1·L4·R1+32·L2·L3·R1)
denom
− (8·L1·L2·R4+16·L2·L4·R1+32·L2·L3·R3+32·L3·L4·R1+16·L2·L3·R4+16·L2·L4·R3+8·L2·L4·R4)denom
a12 = −(2·R1·L4
2−8·R4·L32+4·R3·L42−4·L1·L2·R4+4·L2·L4·R1−4·L1·L3·R4+4·L3·L4·R1)
denom
− (−2·L1·L4·R4−8·L2·L3·R4+8·L2·L4·R3+8·L3·L4·R3−4·L3·L4·R4)denom
a13 = −(16·L1·L2·R3−8·R2·L4
2−32·R2·L32−16·L1·L3·R2+8·L1·L2·R4−8·L1·L4·R2)
denom
− (32·L2·L3·R3+16·L2·L3·R4+16·L2·L4·R3−32·L3·L4·R2+8·L2·L4·R4)denom
a14 = −(2·R1·L4
2−8·R4·L32+4·R3·L42−4·L1·L2·R4+4·L2·L4·R1−4·L1·L3·R4)
denom
− (4·L3·L4·R1−2·L1·L4·R4−8·L2·L3·R4+8·L2·L4·R3+8·L3·L4·R3−4·L3·L4·R4)denom
a22 =−4·L1·R1+4·L1·R3+4·L3·R1+2·L1·R4+2·L4·R14·L1(L1+2L3+L4)
a24 =−4·L1·R3−4·L3·R1+2·L1·R4−2·L4·R14·L1(L1+2·L3+L4)
a31 = −(16·R3·L1
2−32·R1·L32+8·R4·L12−8·R1·L42−16·L1·L3·R1−8·L1·L4·R1)
denom
− (32·L1·L3·R3+16·L1·L3·R4+16·L1·L4·R3−32·L3·L4·R1+8·L1·L4·R4)denom
a32 =
(2·R1·L42−8·R4·L32+4·R3·L42−4·L1·L3·R4)
denom
− (4·L3·L4·R1−2·L1·L4·R4+8·L3·L4·R3−4·L3·L4·R4)denom
a33 = −(16·R2·L1
2+16·R3·L12+8·R4·L12+32·R2·L32+8·R2·L42+48·L1·L3·R2)
denom
− (32·L1·L3·R3+24·L1·L4·R2+16·L1·L3·R4+16·L1·L4·R3+8·L1·L4·R4+32·L3·L4·R2)denom
a34 =
(2·R1·L42−8·R4·L32+4·R3·L42−4·L1·L3·R4)
denom
− (4·L3·L4·R1−2·L1·L4·R4+8·L3·L4·R3−4·L3·L4·R4)denom
a42 =−4·L1·R3−4·L3·R1+2·L1·R4−2·L4·R14·L4(L1+2L3+L4)
a44 =−4·L1·R1+4·L1·R3+4·L3·R1+2·L1·R4+2·L4·R14·L4·(L1+2·L3+L4)
(A I-6)
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Equation (A I-7) gives the elements of the matrix of (A I-2).
denom = 8(L1+2 ·L3+L4)(2 ·L1 ·L2+2 ·L1 ·L3+L1 ·L4+2 ·L2 ·L3+L2 ·L4)
a17 = 12·L1·L2+24·L2·L3+12·L2·L4denom
a18 = 4·L1·L2+8·L2·L3+4·L2·L4denom
a19 =−12·L32+6·L1·L2+6·L1·L3+3·L1·L4+12·L2·L3+6·L3·L4denom
a110 =−4·L32+2·L1·L2+2·L1·L3+L1·L4+4·L2·L3+2·L3·L4denom
a111 = 12·L3
2−6·L1·L2+6·L1·L3+3·L1·L4−12·L2·L3−12·L2·L4+6·L3·L4
denom
a112 = 4·L3
2−2·L1·L2+2·L1·L3+L1·L4−4·L2·L3−4·L2·L4+2·L3·L4
denom
a29 = 34·(L1+2·L3+L4)
a210 = 14·(L1+2·L3+L4)
a211 =− 34·(L1+2·L3+L4)
a212 =− 14·(L1+2·L3+L4)
a37 = 12·L1
2+24·L1·L3+12·L1·L4
denom
a38 = 4·L1
2+8·L1·L3+4·L1·L4
denom
a39 = 12·L3
2+6·L1·L3+3·L1·L4+6·L3·L4
denom
a310 = 4·L3
2+2·L1·L3+L1·L4+2·L3·L4
denom
a311 =−12·L12+30·L1·L3+15·L4·L1+12·L32+6·L4·L3denom
a312 =−4·L12+10·L1·L3+5·L4·L1+4·L32+2·L4·L3denom
a49 = 34·(L1+2·L3+L4)
a410 = 14·(L1+2·L3+L4)
a411 =− 34·(L1+2·L3+L4)
a412 =− 14·(L1+2·L3+L4)
(A I-7)
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Equation (A I-8) gives the elements of the matrix of (A I-3).
denom = 8(L1+2 ·L3+L4)(2 ·L1 ·L2+2 ·L1 ·L3+L1 ·L4+2 ·L2 ·L3+L2 ·L4)
a51 = 8·L2·L4
2·R1−8·L12·L2·R4−16·L1·L32·R4+8·L1·L42·R3−8·L12·L3·R4+8·L12·L4·R3
denom
−16·L2·L32·R4+8·L2·L42·R3+8·L1·L2·L4·R1−24·L1·L2·L3·R4+8·L1·L2·L4·R3+16·L2·L3·L4·R1
denom
−8·L1·L2·L4·R4+16·L1·L3·L4·R3−8·L1·L3·L4·R4+16·L2·L3·L4·R3−8·L2·L3·L4·R4
denom
a52 = 2·L2·L4
2·R1+4·L2·L42·R3−2·L1·L2·L4·R4−4·L2·L3·L4·R4
denom
a53 = 8·L1·L4
2·R2−8·L12·L2·R4+8·L12·L4·R2−16·L1·L32·R4+8·L1·L42·R3−8·L12·L3·R4
denom
+8·L12·L4·R3−16·L2·L32·R4+8·L2·L42·R3−24·L1·L2·L3·R4+8·L1·L2·L4·R3+16·L1·L3·L4·R2
denom
−8·L1·L2·L4·R4+16·L1·L3·L4·R3−8·L1·L3·L4·R4+16·L2·L3·L4·R3−8·L2·L3·L4·R4
denom
a54 =−2·L2·L42·R1+4·L2·L42·R3−2·L1·L2·L4·R4−4·L2·L3·L4·R4denom
a62 = −2·L1·R4+2·L4·R1−4·L3·R4+4·L4·R34·L4·(L1+2·L3+L4)
a64 = −2·L1·R4+2·L4·R1−4·L3·R4+4·L4·R34·L4·(L1+2·L3+L4)
(A I-8)
Equation (A I-9) gives the elements of the matrix of (A I-4).
a55 = −2·L1·R4+2·L4·R1−4·L3·R4+4·L4·R34·L4·(L1+2·L3+L4)
a66 = −4·L1·R4−8·L3·R4−4·L4·R44·L4·(L1+2·L3+L4)
(A I-9)
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Equation (A I-10) gives the elements of the matrix of (A I-5).
denom = 8(L1+2 ·L3+L4)(2 ·L1 ·L2+2 ·L1 ·L3+L1 ·L4+2 ·L2 ·L3+L2 ·L4)
a57 = −4·L12·L3+8·L12·L4+4·L2·L12+8·L1·L32+20·L1·L3·L4+12·L2·L1·L3denom
+8·L1·L42+12·L2·L1·L4+8·L2·L32+20·L2·L3·L4+8·L2·L42
denom
a58 = −4·L12·L3+4·L12·L4+4·L2·L12+8·L1·L32+12·L1·L3·L4+12·L2·L1·L3denom
+4·L1·L42+8·L2·L1·L4+8·L2·L32+12·L2·L3·L4+4·L2·L42
denom
a59 = 3·L1·L2·L4+6·L2·L3·L4denom
a510 = L1·L2·L4+2·L2·L3·L4denom
a511 = 4·L1
2·L3+8·L12·L4+4·L2·L12+8·L1·L32+20·L1·L3·L4+12·L2·L1·L3
denom
+8·L1·L42+9·L2·L1·L4+8·L2·L32+14·L2·L3·L4+8·L2·L42
denom
a512 = 4·L1
2·L3+4·L12·L4+4·L2·L12+8·L1·L32+12·L1·L3·L4+12·L2·L1·L3
denom
4·L1·L42+7·L2·L1·L4+8·L2·L32+10·L2·L3·L4+4·L2·L42
denom
a69 = −L1−2·L3−4·L44·L4·(L1+2·L3+L4)
a610 = −L1−2·L3−2·L44·L4·(L1+2·L3+L4)
a611 = −L1−2·L3−4·L44·L4·(L1+2·L3+L4)
a612 = −L1−2·L3−2·L44·L4·(L1+2·L3+L4)
(A I-10)
[
Ac31 A
c
32
]
=
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
− 1C 0 − 1C 0 1C 0
0 0 0 0 1C 0
0 − 1C 0 − 1C 0 1C
0 0 0 0 0 1C
1
C
1
C
1
C
1
C − 1C − 1C
0 0 0 0 − 1C − 1C
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
(A I-11)
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Ac3 =
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
1
RshuntC
0 0 0 0 0
0 1RshuntC 0 0 0 0
0 0 1RshuntC 0 0 0
0 0 0 1RshuntC 0 0
0 0 0 0 1RshuntC 0
0 0 0 0 0 1RshuntC
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
(A I-12)
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